EFFICIENT STACK SIMULATION FOR SET-ASSOCIATIVE VIRTUAL ADDRESS CACHES WITH REAL TAGS

被引:0
|
作者
WU, CE
HSU, YS
LIU, YH
机构
[1] IBM T.J. Watson Research Center, Yorktown Heights, P.O. Box 218
关键词
STACK SIMULATION; MISS RATIO; SYNONYM; PSEUDONYM; SET-ASSOCIATIVE CACHE; V/R-TYPE CACHE;
D O I
10.1109/12.381961
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Stack simulation is a powerful cache analysis approach to generate the number of misses and write backs for various cache configurations in a single run. Unfortunately, none of the previous work on stack simulation has efficient stack algorithm for virtual address caches with real tags (V/R-type caches). In this paper, we devise an efficient stack simulation algorithm for analyzing V/R-type caches. Using markers with a valid range for synonym lines, our algorithm is able to keep track of stack distances for different cache configurations. In addition to cache miss ratios and write back ratios, our approach generates pseudonym frequency for all cache configurations under investigation.
引用
收藏
页码:719 / 723
页数:5
相关论文
共 32 条
  • [1] STACK EVALUATION OF ARBITRARY SET-ASSOCIATIVE MULTIPROCESSOR CACHES
    WU, YG
    MUNTZ, R
    [J]. IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1995, 6 (09) : 930 - 942
  • [2] Timing analysis for data caches and set-associative caches
    White, RT
    Mueller, F
    Healy, CA
    Whalley, DB
    Harmon, MG
    [J]. THIRD IEEE REAL-TIME TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, 1997, : 192 - 202
  • [3] An Associativity Threshold Phenomenon in Set-Associative Caches
    Bender, Michael A.
    Das, Rathish
    Farach-Colton, Martin
    Tagliavini, Guido
    [J]. PROCEEDINGS OF THE 35TH ACM SYMPOSIUM ON PARALLELISM IN ALGORITHMS AND ARCHITECTURES, SPAA 2023, 2023, : 117 - 127
  • [4] Efficient analytical modelling of multi-level set-associative caches
    Harper, JS
    Kerbyson, DJ
    Nudd, GR
    [J]. HIGH-PERFORMANCE COMPUTING AND NETWORKING, PROCEEDINGS, 1999, 1593 : 473 - 482
  • [5] Generalizing timing predictions to set-associative caches
    Mueller, F
    [J]. NINTH EUROMICRO WORKSHOP ON REAL TIME SYSTEMS, PROCEEDINGS, 1997, : 64 - 71
  • [6] Way-tracking set-associative caches
    Kang, J.
    Lee, S.
    Lee, I.
    [J]. ELECTRONICS LETTERS, 2010, 46 (22) : 1497 - 1498
  • [7] Applying decay to reduce dynamic power in set-associative caches
    Keramidas, Georgios
    Xekalakis, Polychronis
    Kaxiras, Stefanos
    [J]. HIGH PERFORMANCE EMBEDDED ARCHITECTURES AND COMPILERS, PROCEEDINGS, 2007, 4367 : 38 - +
  • [8] Recruiting Decay for Dynamic Power Reduction in Set-Associative Caches
    Keramidas, Georgios
    Xekalakis, Polychronis
    Kaxiras, Stefanos
    [J]. TRANSACTIONS ON HIGH-PERFORMANCE EMBEDDED ARCHITECTURES AND COMPILERS II, 2009, 5470 : 4 - 22
  • [9] Resilience Analysis: Tightening the CRPD bound for set-associative caches
    Altmeyer, Sebastian
    Maiza , Claire
    Reineke, Jan
    [J]. ACM SIGPLAN NOTICES, 2010, 45 (04) : 153 - 162
  • [10] Using a way cache to improve performance of set-associative caches
    Nicolaescu, Dan
    Veidenbaum, Alexander
    Nicolau, Alexandru
    [J]. HIGH-PERFORMANCE COMPUTING, 2008, 4759 : 93 - +