Resilience Analysis: Tightening the CRPD bound for set-associative caches

被引:14
|
作者
Altmeyer, Sebastian [1 ]
Maiza , Claire [1 ]
Reineke, Jan [1 ]
机构
[1] Univ Saarland, D-6600 Saarbrucken, Germany
关键词
Reliability; Verification; Cache-related Preemption Delay; LRU Caches; Timing Analysis; PREEMPTION DELAY;
D O I
10.1145/1755951.1755911
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
In preemptive real-time systems, scheduling analyses need-in addition to the worst-case execution time-the context-switch cost. In case of preemption, the preempted and the preempting task may interfere on the cache memory. This interference leads to additional cache misses in the preempted task. The delay due to these cache misses is referred to as the cache-related preemption delay (CRPD), which constitutes the major part of the context-switch cost. In this paper, we present a new approach to compute tight bounds on the CRPD for LRU set-associative caches, based on analyses of both the preempted and the preempting task. Previous approaches analyzing both the preempted and the preempting task were either imprecise or unsound. As the basis of our approach we introduce the notion of resilience: The resilience of a memory block of the preempted task is the maximal number of memory accesses a preempting task could perform without causing an additional miss to this block. By computing lower bounds on the resilience of blocks and an upper bound on the number of accesses by a preempting task, one can guarantee that some blocks may not contribute to the CRPD. The CRPD analysis based on resilience considerably outperforms previous approaches.
引用
收藏
页码:153 / 162
页数:10
相关论文
共 50 条
  • [1] Resilience Analysis: Tightening the CRPD bound for set-associative caches
    Altmeyer, Sebastian
    Maiza , Claire
    Reineke, Jan
    [J]. LCTES 10-PROCEEDINGS OF THE ACM SIGPLAN/SIGBED 2010 CONFERENCE ON LANGUAGES, COMPILERS, & TOOLS FOR EMBEDDED SYSTEMS, 2010, : 153 - 162
  • [2] Timing analysis for data caches and set-associative caches
    White, RT
    Mueller, F
    Healy, CA
    Whalley, DB
    Harmon, MG
    [J]. THIRD IEEE REAL-TIME TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, 1997, : 192 - 202
  • [3] An Associativity Threshold Phenomenon in Set-Associative Caches
    Bender, Michael A.
    Das, Rathish
    Farach-Colton, Martin
    Tagliavini, Guido
    [J]. PROCEEDINGS OF THE 35TH ACM SYMPOSIUM ON PARALLELISM IN ALGORITHMS AND ARCHITECTURES, SPAA 2023, 2023, : 117 - 127
  • [4] Tightening the CRPD bound for multilevel non-inclusive caches
    Rashid, Syed Aftab
    Nelissen, Geoffrey
    Tovar, Eduardo
    [J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2022, 122
  • [5] Generalizing timing predictions to set-associative caches
    Mueller, F
    [J]. NINTH EUROMICRO WORKSHOP ON REAL TIME SYSTEMS, PROCEEDINGS, 1997, : 64 - 71
  • [6] Way-tracking set-associative caches
    Kang, J.
    Lee, S.
    Lee, I.
    [J]. ELECTRONICS LETTERS, 2010, 46 (22) : 1497 - 1498
  • [7] STACK EVALUATION OF ARBITRARY SET-ASSOCIATIVE MULTIPROCESSOR CACHES
    WU, YG
    MUNTZ, R
    [J]. IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1995, 6 (09) : 930 - 942
  • [8] Applying decay to reduce dynamic power in set-associative caches
    Keramidas, Georgios
    Xekalakis, Polychronis
    Kaxiras, Stefanos
    [J]. HIGH PERFORMANCE EMBEDDED ARCHITECTURES AND COMPILERS, PROCEEDINGS, 2007, 4367 : 38 - +
  • [9] Recruiting Decay for Dynamic Power Reduction in Set-Associative Caches
    Keramidas, Georgios
    Xekalakis, Polychronis
    Kaxiras, Stefanos
    [J]. TRANSACTIONS ON HIGH-PERFORMANCE EMBEDDED ARCHITECTURES AND COMPILERS II, 2009, 5470 : 4 - 22
  • [10] Using a way cache to improve performance of set-associative caches
    Nicolaescu, Dan
    Veidenbaum, Alexander
    Nicolau, Alexandru
    [J]. HIGH-PERFORMANCE COMPUTING, 2008, 4759 : 93 - +