Applying decay to reduce dynamic power in set-associative caches

被引:0
|
作者
Keramidas, Georgios [1 ]
Xekalakis, Polychronis [2 ]
Kaxiras, Stefanos [1 ]
机构
[1] Univ Patras, Dept Elect & Comp Engn, GR-26110 Patras, Greece
[2] Univ Edinburgh, Dept Informat, Edinburgh EH8 9YL, Midlothian, Scotland
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
\In this paper, we propose a, novel approach to reduce dynamic power in set-associative caches that leverages on a leakage-saving proposal, namely Cache Decay. We thus open the possibility to unify dynamic and leakage management in the same framework. The main intuition is that in a decaying cache, dead lines in a set need not be searched. Thus, rather than trying to predict which cache way holds a specific line, we predict, for each way, whether the line could be live in it. We access all the ways that possibly contain the live line and we call this way-selection. In contrast to way-prediction, way-selection cannot be wrong: the line is either in the selected ways or not in the cache. The important implication is that we have a fixed hit time -- indispensable for both performance and ease-of-implementation reasons. In order to achieve high accuracy, in terms of total ways accessed, we use Decaying Bloom filters to track only the live lines in ways - dead lines are automatically purged. We offer efficient implementations of such autonomously Decaying Bloom filters, using novel quasi-static cells. Our prediction approach grants us high-accuracy in narrowing the choice of ways for hits as well as the ability to predict misses - a known weakness of way-prediction.
引用
收藏
页码:38 / +
页数:3
相关论文
共 50 条
  • [1] Recruiting Decay for Dynamic Power Reduction in Set-Associative Caches
    Keramidas, Georgios
    Xekalakis, Polychronis
    Kaxiras, Stefanos
    [J]. TRANSACTIONS ON HIGH-PERFORMANCE EMBEDDED ARCHITECTURES AND COMPILERS II, 2009, 5470 : 4 - 22
  • [2] Timing analysis for data caches and set-associative caches
    White, RT
    Mueller, F
    Healy, CA
    Whalley, DB
    Harmon, MG
    [J]. THIRD IEEE REAL-TIME TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, 1997, : 192 - 202
  • [3] An Associativity Threshold Phenomenon in Set-Associative Caches
    Bender, Michael A.
    Das, Rathish
    Farach-Colton, Martin
    Tagliavini, Guido
    [J]. PROCEEDINGS OF THE 35TH ACM SYMPOSIUM ON PARALLELISM IN ALGORITHMS AND ARCHITECTURES, SPAA 2023, 2023, : 117 - 127
  • [4] Generalizing timing predictions to set-associative caches
    Mueller, F
    [J]. NINTH EUROMICRO WORKSHOP ON REAL TIME SYSTEMS, PROCEEDINGS, 1997, : 64 - 71
  • [5] Way-tracking set-associative caches
    Kang, J.
    Lee, S.
    Lee, I.
    [J]. ELECTRONICS LETTERS, 2010, 46 (22) : 1497 - 1498
  • [6] STACK EVALUATION OF ARBITRARY SET-ASSOCIATIVE MULTIPROCESSOR CACHES
    WU, YG
    MUNTZ, R
    [J]. IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1995, 6 (09) : 930 - 942
  • [7] Snug set-associative caches: Reducing leakage power of instruction and data caches with no performance penalties
    Hwang, Yuan-Shin
    Li, Jia-Jhe
    [J]. ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2007, 4 (01) : 6
  • [8] Snug set-associative caches - Reducing leakage power while improving performance
    Li, JJ
    Hwang, YS
    [J]. ISLPED '05: PROCEEDINGS OF THE 2005 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2005, : 345 - 350
  • [9] Non-uniform set-associative caches for power-aware embedded processors
    Fujii, S
    Sato, T
    [J]. EMBEDDED AND UBIQUITOUS COMPUTING, PROCEEDINGS, 2004, 3207 : 217 - 226
  • [10] Resilience Analysis: Tightening the CRPD bound for set-associative caches
    Altmeyer, Sebastian
    Maiza , Claire
    Reineke, Jan
    [J]. ACM SIGPLAN NOTICES, 2010, 45 (04) : 153 - 162