Resilience Analysis: Tightening the CRPD bound for set-associative caches

被引:14
|
作者
Altmeyer, Sebastian [1 ]
Maiza , Claire [1 ]
Reineke, Jan [1 ]
机构
[1] Univ Saarland, D-6600 Saarbrucken, Germany
关键词
Reliability; Verification; Cache-related Preemption Delay; LRU Caches; Timing Analysis; PREEMPTION DELAY;
D O I
10.1145/1755951.1755911
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
In preemptive real-time systems, scheduling analyses need-in addition to the worst-case execution time-the context-switch cost. In case of preemption, the preempted and the preempting task may interfere on the cache memory. This interference leads to additional cache misses in the preempted task. The delay due to these cache misses is referred to as the cache-related preemption delay (CRPD), which constitutes the major part of the context-switch cost. In this paper, we present a new approach to compute tight bounds on the CRPD for LRU set-associative caches, based on analyses of both the preempted and the preempting task. Previous approaches analyzing both the preempted and the preempting task were either imprecise or unsound. As the basis of our approach we introduce the notion of resilience: The resilience of a memory block of the preempted task is the maximal number of memory accesses a preempting task could perform without causing an additional miss to this block. By computing lower bounds on the resilience of blocks and an upper bound on the number of accesses by a preempting task, one can guarantee that some blocks may not contribute to the CRPD. The CRPD analysis based on resilience considerably outperforms previous approaches.
引用
收藏
页码:153 / 162
页数:10
相关论文
共 50 条
  • [31] A low energy set-associative I-Cache with extended BTB
    Inoue, K
    Moshnyaga, VG
    Murakami, K
    [J]. ICCD'2002: IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 2002, : 187 - 192
  • [32] IPStash: A set-associative memory approach for efficient IP-lookup
    Kaxiras, S
    Keramidas, G
    [J]. IEEE INFOCOM 2005: THE CONFERENCE ON COMPUTER COMMUNICATIONS, VOLS 1-4, PROCEEDINGS, 2005, : 992 - 1001
  • [33] Hybrid scheme for low-power set associative caches
    Calagos, M.
    Chu, Y.
    [J]. ELECTRONICS LETTERS, 2012, 48 (14) : 819 - 820
  • [34] Way-lookup buffer for low-power set-associative cache
    Lee, Sungjae
    Kang, Jinku
    Lee, Inhwan
    [J]. IEICE ELECTRONICS EXPRESS, 2011, 8 (23): : 1961 - 1966
  • [35] Predictive placement scheme in set-associative cache for energy efficient embedded systems
    Raveendran, Biju K.
    Sudarshan, T. S. B.
    Patil, Avinash
    Randive, Komal
    Gurunarayanan, S.
    [J]. ICSCN 2008: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING COMMUNICATIONS AND NETWORKING, 2008, : 152 - 157
  • [36] Software-Based Self-Test of Set-Associative Cache Memories
    Di Carlo, Stefano
    Prinetto, Paolo
    Savino, Alessandro
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2011, 60 (07) : 1030 - 1044
  • [37] Applying march tests to k-way set-associative cache memories
    Alpe, Simone
    Di Carlo, Stefano
    Prinetto, Paolo
    Savino, Alessandro
    [J]. PROCEEDINGS OF THE 13TH IEEE EUROPEAN TEST SYMPOSIUM: ETS 2008, 2008, : 77 - 83
  • [38] Low power set-associative cache with single-cycle partial tag comparison
    Chen, J
    Peng, RH
    Fu, YZ
    [J]. 2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2, 2005, : 144 - 147
  • [39] Associative caches in formal software timing analysis
    Wolf, F
    Staschulat, J
    Ernst, R
    [J]. 39TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2002, 2002, : 622 - 627
  • [40] Way Prediction Set-Associative Data Cache for Low Power Digital Signal Processors
    Wang, Leiou
    Wang, Donghui
    [J]. PROCEEDINGS OF 2016 IEEE 13TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING (ICSP 2016), 2016, : 508 - 512