Applying march tests to k-way set-associative cache memories

被引:6
|
作者
Alpe, Simone [1 ]
Di Carlo, Stefano [1 ]
Prinetto, Paolo [1 ]
Savino, Alessandro [1 ]
机构
[1] Politecn Torino, Dep Control & Comp Engn, Turin, Italy
关键词
D O I
10.1109/ETS.2008.25
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Embedded microprocessor cache memories stiffer front limited observability and controllability, creating problems during in-system test. The application of test algorithms for SRAM memories to cache memories thus requires opportune transformations. In this paper we present a procedure to adapt traditional march tests to testing the data and the directory array of k-way set-associative cache memories with LRU replacement. The basic idea is to translate each march test operation into an equivalent sequence of cache operations able to reproduce the desired marching sequence into the data and the directory, array of the cache.
引用
收藏
页码:77 / 83
页数:7
相关论文
共 38 条
  • [1] Design of an adjustable-way set-associative cache
    Chen, HC
    Chiang, JS
    [J]. 2001 IEEE PACIFIC RIM CONFERENCE ON COMMUNICATIONS, COMPUTERS AND SIGNAL PROCESSING, VOLS I AND II, CONFERENCE PROCEEDINGS, 2001, : 315 - 318
  • [2] Using a way cache to improve performance of set-associative caches
    Nicolaescu, Dan
    Veidenbaum, Alexander
    Nicolau, Alexandru
    [J]. HIGH-PERFORMANCE COMPUTING, 2008, 4759 : 93 - +
  • [3] Software-Based Self-Test of Set-Associative Cache Memories
    Di Carlo, Stefano
    Prinetto, Paolo
    Savino, Alessandro
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2011, 60 (07) : 1030 - 1044
  • [4] The set-associative cache performance of search trees
    Fix, JD
    [J]. PROCEEDINGS OF THE FOURTEENTH ANNUAL ACM-SIAM SYMPOSIUM ON DISCRETE ALGORITHMS, 2003, : 565 - 572
  • [5] Way-lookup buffer for low-power set-associative cache
    Lee, Sungjae
    Kang, Jinku
    Lee, Inhwan
    [J]. IEICE ELECTRONICS EXPRESS, 2011, 8 (23): : 1961 - 1966
  • [6] Analytical modeling of set-associative cache behavior
    Harper, JS
    Kerbyson, DJ
    Nudd, GR
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1999, 48 (10) : 1009 - 1024
  • [7] Way Prediction Set-Associative Data Cache for Low Power Digital Signal Processors
    Wang, Leiou
    Wang, Donghui
    [J]. PROCEEDINGS OF 2016 IEEE 13TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING (ICSP 2016), 2016, : 508 - 512
  • [8] Way-tracking set-associative caches
    Kang, J.
    Lee, S.
    Lee, I.
    [J]. ELECTRONICS LETTERS, 2010, 46 (22) : 1497 - 1498
  • [9] The Design of Way-Prediction Scheme in Set-Associative Cache for Energy Efficient Embedded System
    Tseng, Chia-Ying
    Chen, Hsin-Chu
    [J]. 2009 WRI INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND MOBILE COMPUTING: CMC 2009, VOL 3, 2009, : 3 - 7
  • [10] SET-ASSOCIATIVE CACHE SIMULATION USING GENERALIZED BINOMIAL TREES
    SUGUMAR, RA
    ABRAHAM, SG
    [J]. ACM TRANSACTIONS ON COMPUTER SYSTEMS, 1995, 13 (01): : 32 - 56