共 50 条
- [31] Domain-Adapted LLMs for VLSI Design and Verification: A Case Study on Formal Verification [J]. 2024 IEEE 42ND VLSI TEST SYMPOSIUM, VTS 2024, 2024,
- [32] Improved Automatic Correction for Digital VLSI Circuits [J]. 31ST INTERNATIONAL CONFERENCE ON MICROELECTRONICS (IEEE ICM 2019), 2019, : 18 - 22
- [33] Design and Verification of High-Speed VLSI Physical Design [J]. Journal of Computer Science and Technology, 2005, 20 : 147 - 165
- [35] INTERNAL MEASUREMENTS FOR FAILURE ANALYSIS AND CHIP VERIFICATION OF VLSI CIRCUITS [J]. REVUE DE PHYSIQUE APPLIQUEE, 1989, 24 (06): : 173 - 173
- [36] IBMS ENGINEERING DESIGN SYSTEM SUPPORT FOR VLSI DESIGN AND VERIFICATION [J]. IEEE DESIGN & TEST OF COMPUTERS, 1984, 1 (01): : 30 - 40
- [38] VLSI design and system level verification for the mini-disc [J]. 33RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 1996, 1996, : 491 - 496
- [39] Functional Verification of DSP based On-board VLSI Designs [J]. 2016 INTERNATIONAL CONFERENCE ON VLSI SYSTEMS, ARCHITECTURES, TECHNOLOGY AND APPLICATIONS (VLSI-SATA), 2016,