共 50 条
- [21] Methodology of functional test synthesis and verification for VLSI systems[J]. ITI 2000: PROCEEDINGS OF THE 22ND INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY INTERFACES, 2000, : 61 - 66Hudec, J
- [22] Formal verification of C language based VLSI designs[J]. 17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: DESIGN METHODOLOGIES FOR THE GIGASCALE ERA, 2004, : 93 - 100Fujita, M
- [23] CIRCUIT ANALYSIS, LOGIC SIMULATION, AND DESIGN VERIFICATION FOR VLSI[J]. PROCEEDINGS OF THE IEEE, 1983, 71 (01) : 34 - 48RUEHLI, AEDITLOW, GS
- [24] SPECIAL ISSUE ON VERIFICATION, TEST AND DIAGNOSIS OF VLSI SYSTEMS[J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1995, E78D (07) : 789 - 790FUJIWARA, H
- [25] VLSI design and verification methodologies for automotive embedded systems[J]. SCS 2003: INTERNATIONAL SYMPOSIUM ON SIGNALS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, PROCEEDINGS, 2003, : 261 - 264Fanucci, LGiambastiani, ARosadini, C
- [26] Simulation, synthesis, and verification of pipelined asynchronous VLSI circuits[J]. IEEE TENCON'97 - IEEE REGIONAL 10 ANNUAL CONFERENCE, PROCEEDINGS, VOLS 1 AND 2: SPEECH AND IMAGE TECHNOLOGIES FOR COMPUTING AND TELECOMMUNICATIONS, 1997, : 445 - 448Furey, DBergmann, NW
- [27] AN INTEGRATED APPROACH FOR HIERARCHICAL VERIFICATION OF VLSI MASK ARTWORK[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1985, 20 (02) : 501 - 509STEVENS, SNMCCABE, S
- [28] A LOGIC-TO-LOGIC COMPARATOR FOR VLSI LAYOUT VERIFICATION[J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1988, 7 (08) : 897 - 907MAURER, PMSCHAPIRA, AD
- [29] A comprehensive simulation and test environment for prototype VLSI verification[J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2004, E87D (03): : 630 - 636Kobayashi, KOnodera, H
- [30] AUTOMATED VERIFICATION OF THE VLSI DESIGN USING MOCK CELLS[J]. COMPUTER-AIDED DESIGN, 1982, 14 (02) : 106 - 106WARD, MA