BINARY PARTITION ALGORITHMS AND VLSI ARCHITECTURES FOR MEDIAN AND RANK ORDER FILTERING

被引：3
|
作者：
LEE, CL
JEN, CW
机构：
[1] NATL CHIAO TUNG UNIV,INST ELECTR,HSINCHU,TAIWAN
[2] NATL CHIAO TUNG UNIV,DEPT ELECTR ENGN,HSINCHU,TAIWAN
来源：
IEEE TRANSACTIONS ON SIGNAL PROCESSING | 1993年 / 41卷 / 09期
关键词：
D O I：
10.1109/78.236516
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A class of selection algorithms by binary partition is very efficient for median and rank order filtering. A unified discussion of these algorithms is presented. Binary partition algorithms have better time-area complexity than sorting methods. Counting, firing, and updating are three basic steps. A generic structure is proposed to realize these algorithms. They can be implemented by simple and regular modules in VLSI.
引用
收藏
页码：2937 / 2942
页数：6
相关论文
共 50 条
  • [1] VLSI architectures for median filtering with linear complexity
    Lu, EH
    Lee, JY
    Yang, YP
    [J]. 1996 IEEE TENCON - DIGITAL SIGNAL PROCESSING APPLICATIONS PROCEEDINGS, VOLS 1 AND 2, 1996, : 358 - 362
  • [2] Semiparallel rank order filtering in analog VLSI
    Tan, BP
    Wilson, DM
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2001, 48 (02) : 198 - 205
  • [3] Rank-order filtering in analog VLSI
    Wilson, DM
    DeWeerth, SP
    [J]. ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 1, 1996, : 105 - 108
  • [4] VLSI ARCHITECTURE FOR HIGH-SPEED RANK AND MEDIAN FILTERING
    ARAMBEPOLA, B
    [J]. ELECTRONICS LETTERS, 1988, 24 (18) : 1179 - 1180
  • [5] SOFTWARE AND VLSI ALGORITHMS FOR GENERALIZED RANKED ORDER FILTERING
    FITCH, JP
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1987, 34 (05): : 553 - 559
  • [6] VLSI - ALGORITHMS AND ARCHITECTURES
    不详
    [J]. MICROPROCESSING AND MICROPROGRAMMING, 1985, 15 (01): : 35 - 36
  • [7] VLSI ALGORITHMS AND ARCHITECTURES
    PREPARATA, FP
    [J]. LECTURE NOTES IN COMPUTER SCIENCE, 1984, 176 : 149 - 161
  • [8] INPUT COMPRESSION AND EFFICIENT VLSI ARCHITECTURES FOR RANK ORDER AND STACK FILTERS
    ADAMS, GB
    COYLE, EJ
    LIN, LC
    LUCKE, LE
    PARHI, KK
    [J]. SIGNAL PROCESSING, 1994, 38 (03) : 441 - 453
  • [9] On VLSI design of rank-order filtering using DCRAM architecture
    Lin, Meng-Chun
    Dung, Lan-Rong
    [J]. INTEGRATION-THE VLSI JOURNAL, 2008, 41 (02) : 193 - 209
  • [10] Semi-parallel rank-order filtering in analog VLSI
    Kalim, R
    Wilson, DM
    [J]. ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2: ANALOG AND DIGITAL CIRCUITS, 1999, : 232 - 235
12345