Semi-parallel rank-order filtering in analog VLSI

被引:0
|
作者
Kalim, R [1 ]
Wilson, DM [1 ]
机构
[1] Univ Washington, Dept Elect Engn, Seattle, WA 98195 USA
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents an implementation of semi-parallel rank-order filtering in analog VLSI to collect position-encoded rank data. The rank competition is based on voltage inputs and a popular winner-take-all(WTA) circuit. The input competition is performed in parallel and each rank is determined serially. Negative feedback ensures that neither the previous winner nor its nearest neighbors will compete in the new rank competition. This circuit is compact (21 transistors per input element), and can serve unlimited number of input elements. The 20 element array that we have fabricated and tested consumes approximately 0.2 mW of power, has good resolution (2 mV between inputs) and good response time (0.05 ms) in subthreshold operation.
引用
收藏
页码:232 / 235
页数:2
相关论文
共 50 条
  • [1] Rank-order filtering in analog VLSI
    Wilson, DM
    DeWeerth, SP
    [J]. ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 1, 1996, : 105 - 108
  • [2] Semiparallel rank order filtering in analog VLSI
    Tan, BP
    Wilson, DM
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2001, 48 (02) : 198 - 205
  • [3] On VLSI design of rank-order filtering using DCRAM architecture
    Lin, Meng-Chun
    Dung, Lan-Rong
    [J]. INTEGRATION-THE VLSI JOURNAL, 2008, 41 (02) : 193 - 209
  • [4] DECIMATED RANK-ORDER FILTERING
    AKARUN, L
    HADDAD, RA
    [J]. IEEE TRANSACTIONS ON SIGNAL PROCESSING, 1994, 42 (04) : 835 - 845
  • [5] A maskable memory architecture for rank-order filtering
    Lin, MC
    Dung, LR
    [J]. PROCEEDINGS OF THE 2004 IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, VOL 1 AND 2: SOC DESIGN FOR UBIQUITOUS INFORMATION TECHNOLOGY, 2004, : 453 - 456
  • [6] A maskable memory architecture for rank-order filtering
    Dung, LR
    Lin, MC
    [J]. IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2004, 50 (02) : 558 - 564
  • [7] A computational digital-pixel-sensor VLSI featuring block-readout architecture for pixel-parallel rank-order filtering
    Tongprasit, B
    Ito, K
    Shibata, T
    [J]. 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 2389 - 2392
  • [8] Speech Enhancement with Local Adaptive Rank-Order Filtering
    Kober, Vitaly
    Diaz Ramirez, Victor
    Sandoval Ibarra, Yuma
    [J]. COMPUTACION Y SISTEMAS, 2014, 18 (01): : 123 - 136
  • [9] Design of Parallel Rank-Order Filtering System Based on Neural Circuits of Discrete-Time
    Tymoshchuk, Pavlo
    [J]. 2021 IEEE 16TH INTERNATIONAL CONFERENCE ON THE EXPERIENCE OF DESIGNING AND APPLICATION OF CAD SYSTEMS (CADSM), 2021,
  • [10] Cyclic semi-parallel real hypersurfaces in complex Grassmannians of rank two
    Li, Dehe
    Xing, Cheng
    Zhang, Lifen
    [J]. REVISTA DE LA REAL ACADEMIA DE CIENCIAS EXACTAS FISICAS Y NATURALES SERIE A-MATEMATICAS, 2024, 118 (01)