A 1MB CMOS DRAM WITH A DIVIDED BITLINE MATRIX ARCHITECTURE

被引：0
|
作者：
TAYLOR, R
JOHNSON, M
机构：
来源：
ISSCC DIGEST OF TECHNICAL PAPERS | 1985年 / 28卷
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：242 / 243
页数：2
相关论文
共 50 条
  • [21] A 17-NS 4-MB CMOS DRAM
    NAGAI, T
    NUMATA, K
    OGIHARA, M
    SHIMIZU, M
    IMAI, K
    HARA, T
    YOSHIDA, M
    SAITO, Y
    ASAO, Y
    SAWADA, S
    FUJII, S
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (11) : 1538 - 1543
  • [22] A predischarged bitline 1T-1C DRAM readout scheme
    Sharroush, Sherif M.
    MICROELECTRONICS JOURNAL, 2019, 83 : 168 - 184
  • [23] Experimental fault analysis of 1Mb SRAM chips
    Goto, H
    Nakamura, S
    Iwasaki, K
    15TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1997, : 31 - 36
  • [24] MCUNeRF: Packing NeRF into an MCU with 1MB Memory
    Ye, Zhixiang
    Hu, Qinghao
    Zhao, Tianli
    Zhou, Wangping
    Cheng, Jian
    PROCEEDINGS OF THE 31ST ACM INTERNATIONAL CONFERENCE ON MULTIMEDIA, MM 2023, 2023, : 9082 - 9092
  • [25] A 20GS/s 8b ADC with a 1MB memory in 0.18μm CMOS
    Poulton, K
    Neff, R
    Setterberg, B
    Wuppermann, B
    Kopley, T
    Jewett, R
    Pernillo, J
    Tan, C
    Montijo, A
    2003 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE: DIGEST OF TECHNICAL PAPERS, 2003, 46 : 318 - +
  • [26] A WORD-WIDE 1MB ROM WITH ERROR CORRECTION
    DAVIS, HL
    ISSCC DIGEST OF TECHNICAL PAPERS, 1985, 28 : 40 - 41
  • [27] A 300MHz, 3.3V 1Mb SRAM fabricated in a 0.5 mu m CMOS process
    Pilo, H
    Lamphier, S
    Towler, F
    Hee, R
    1996 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS, 1996, 39 : 148 - 149
  • [28] A 42.5mm2 1Mb nonvolatile ferroelectric memory utilizing advanced architecture for enhanced reliability
    Kraus, W
    Lehman, L
    Wilson, D
    Yamazaki, T
    Ohno, C
    Nagai, E
    Yamazaki, H
    Suzuki, H
    SEVENTH BIENNIAL IEEE INTERNATIONAL NONVOLATILE MEMORY TECHNOLOGY CONFERENCE, PROCEEDINGS, 1998, : 22 - 25
  • [29] A Bitline-Driven 1T-1C DRAM Readout Scheme
    Sharroush, Sherif M.
    2016 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, AND OPTIMIZATION TECHNIQUES (ICEEOT), 2016, : 2921 - 2925
  • [30] A second-generation 1Mb synchronous burst SRAM
    Kosugi, R
    Senda, M
    MITSUBISHI ELECTRIC ADVANCE, 1996, 75 : 9 - 11
12345