MCUNeRF: Packing NeRF into an MCU with 1MB Memory

被引:1
|
作者
Ye, Zhixiang [1 ,2 ,3 ]
Hu, Qinghao [4 ]
Zhao, Tianli [2 ]
Zhou, Wangping [1 ]
Cheng, Jian [2 ,4 ]
机构
[1] Nanjing Univ Informat Sci & Technol, Nanjing, Peoples R China
[2] Maicro, Airia, Nanjing, Peoples R China
[3] Univ Chinese Acad Sci, Nanjing, Peoples R China
[4] Chinese Acad Sci, Inst Automat, Beijing, Peoples R China
基金
国家重点研发计划; 中国国家自然科学基金;
关键词
Neural Radiance Fields; Embedded System;
D O I
10.1145/3581783.3612109
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Neural Radiance Fields (NeRFs) have revolutionized 3D scene synthesis. Voxel grids are commonly employed to enhance training or rendering speed, but they entail additional storage requirements. The large model size and high computational and memory demands impede their progress on resource-constrained devices, e.g., Microcontroller Units (MCUs). Besides, there is currently no NeRF rendering framework available on MCU devices. In this paper, we propose a NeRF method named MCUNeRF for 3D scene synthesis on MCU devices. The proposed MCUNeRF compresses voxel grids via a hybrid quantization algorithm merging learned step-size quantization (LSQ) and optimized product quantization (OPQ). To further reduce the model storage, we also propose a codebook-sharing method that renders multiple objects with a single quantization codebook. Then we implement a NeRF-based rendering framework for MCU devices, which leverages a low-bit neural network computation framework, i.e. CMSIS-NN, to accelerate the rendering progress. Extensive experiments on four datasets such as Synthetic-NeRF demonstrate that our proposed method could compress model data by 20-40 times with comparable rendering quality, which enables NeRF-based scene rendering on MCU devices with only 1M SRAM.
引用
收藏
页码:9082 / 9092
页数:11
相关论文
共 50 条
  • [1] A 1MB EPROM
    OKUMURA, K
    OHYA, S
    YAMAMOTO, M
    WATANABE, T
    SHIMAMURA, Y
    KIKUCHI, M
    ISSCC DIGEST OF TECHNICAL PAPERS, 1984, 27 : 140 - 141
  • [2] A 1MB CMOS DRAM
    KIRSCH, HC
    CLEMONS, DG
    DAVAR, S
    HARMAN, JE
    HOLDER, CH
    HUNSICKER, WF
    PROCYK, FJ
    STEFANY, JH
    YANEY, DS
    PETRIZZI, JB
    IEEE INTERNATIONAL SOLID STATE CIRCUITS CONFERENCE, 1985, 28 : 256 - 257
  • [3] 1MB DRAM ALTERNATIVES
    CHOU, S
    CZEKALSKI, M
    GROWHOWSKI, CJ
    ITOH, K
    KIRSCH, HC
    MIYASAKA, K
    PENZEL, HJ
    ROSENZWEIG, W
    SEGERS, D
    ISSCC DIGEST OF TECHNICAL PAPERS, 1984, 27 : 132 - 133
  • [5] 缓存要过1MB关
    禾川
    每周电脑报, 1999, (13) : 65+69 - 65
  • [6] AN 80NS 1MB ROM
    MASUOKA, F
    ARIIZUMI, S
    IWASE, T
    ONO, M
    ENDO, N
    ISSCC DIGEST OF TECHNICAL PAPERS, 1984, 27 : 146 - &
  • [7] 功耗低的1Mb SRAM
    陈善海
    电子技术, 1989, (01) : 45 - 45
  • [8] Extremely Low Bit Quantization for Mobile Speaker Verification Systems Under 1MB Memory
    Liu, Bei
    Wang, Haoyu
    Qian, Yanmin
    INTERSPEECH 2023, 2023, : 1973 - 1977
  • [9] Experimental fault analysis of 1Mb SRAM chips
    Goto, H
    Nakamura, S
    Iwasaki, K
    15TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1997, : 31 - 36
  • [10] PAGE MODE PROGRAMMING 1MB CMOS EPROM
    HAGIWARA, T
    MATSUO, H
    FUKUDA, M
    MATSUNO, Y
    FURUNO, T
    KURODA, K
    YASUI, T
    KATTO, H
    SHIMIZU, A
    ISSCC DIGEST OF TECHNICAL PAPERS, 1985, 28 : 174 - 175