MCUNeRF: Packing NeRF into an MCU with 1MB Memory

被引:1
|
作者
Ye, Zhixiang [1 ,2 ,3 ]
Hu, Qinghao [4 ]
Zhao, Tianli [2 ]
Zhou, Wangping [1 ]
Cheng, Jian [2 ,4 ]
机构
[1] Nanjing Univ Informat Sci & Technol, Nanjing, Peoples R China
[2] Maicro, Airia, Nanjing, Peoples R China
[3] Univ Chinese Acad Sci, Nanjing, Peoples R China
[4] Chinese Acad Sci, Inst Automat, Beijing, Peoples R China
基金
国家重点研发计划; 中国国家自然科学基金;
关键词
Neural Radiance Fields; Embedded System;
D O I
10.1145/3581783.3612109
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Neural Radiance Fields (NeRFs) have revolutionized 3D scene synthesis. Voxel grids are commonly employed to enhance training or rendering speed, but they entail additional storage requirements. The large model size and high computational and memory demands impede their progress on resource-constrained devices, e.g., Microcontroller Units (MCUs). Besides, there is currently no NeRF rendering framework available on MCU devices. In this paper, we propose a NeRF method named MCUNeRF for 3D scene synthesis on MCU devices. The proposed MCUNeRF compresses voxel grids via a hybrid quantization algorithm merging learned step-size quantization (LSQ) and optimized product quantization (OPQ). To further reduce the model storage, we also propose a codebook-sharing method that renders multiple objects with a single quantization codebook. Then we implement a NeRF-based rendering framework for MCU devices, which leverages a low-bit neural network computation framework, i.e. CMSIS-NN, to accelerate the rendering progress. Extensive experiments on four datasets such as Synthetic-NeRF demonstrate that our proposed method could compress model data by 20-40 times with comparable rendering quality, which enables NeRF-based scene rendering on MCU devices with only 1M SRAM.
引用
收藏
页码:9082 / 9092
页数:11
相关论文
共 50 条
  • [31] AN EXPERIMENTAL 80NS 1MB DRAM WITH FAST PAGE OPERATION
    KALTER, HL
    COPPENS, P
    ELLIS, W
    FIFIELD, J
    KOKOSZKA, D
    LEASURE, T
    MILLER, C
    NGUYEN, Q
    PAPRITZ, R
    PATTON, C
    POPLAWSKI, M
    TOMASHOT, S
    VANDERHOEVEN, V
    ISSCC DIGEST OF TECHNICAL PAPERS, 1985, 28 : 248 - 249
  • [33] Beyond 1Mb/s Free-Space Optical Quantum Key Distribution
    Cvijetic, Milorad
    Takashima, Yuzuru
    2014 16TH INTERNATIONAL CONFERENCE ON TRANSPARENT OPTICAL NETWORKS (ICTON), 2014,
  • [34] A 60ns 1Mb nonvolatile ferroelectric memory with non-driven cell plate line write/read scheme
    Koike, H
    Otsuki, T
    Kimura, T
    Fukuma, M
    Hayashi, Y
    Maejima, Y
    Amanuma, K
    Tanabe, N
    Matsuki, T
    Saito, S
    Takeuchi, T
    Kobayashi, S
    Kunio, T
    Hase, T
    Miyasaka, Y
    Shohata, N
    Takada, M
    1996 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS, 1996, 39 : 368 - 369
  • [35] A 130nm 1Mb Embedded Phase Change Memory with 500kb/s Single Channel Write Throughput
    Ding Sheng
    Song Zhitang
    Chen Houpeng
    Cai Daolin
    Wang Qian
    Chen Yifeng
    Chen Xiaogang
    Wu Guanpin
    Feng Gaoming
    Xu Chen
    Zhong Ming
    Xie Zhifeng
    INTERNATIONAL WORKSHOP ON AUTOMOBILE, POWER AND ENERGY ENGINEERING, 2011, 16
  • [36] A 1MB, 100MHz integrated L2 cache memory with 128b interface and ECC protection
    Giacalone, G
    Busch, R
    Creed, F
    Davidovich, A
    Divakaruni, S
    Drake, C
    Ematrudo, C
    Fifield, J
    Hodges, R
    Howell, W
    Jenkins, P
    Kozyrczak, M
    Miller, C
    Obremski, T
    Reed, C
    Rohrbaugh, G
    Vincent, M
    vonReyn, T
    Zimmerman, J
    1996 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS, 1996, 39 : 370 - 371
  • [37] A 90NS 1MB DRAM WITH MULTI-BIT TEST MODE
    KUMANOYA, M
    FUJISHIMA, K
    TSUKAMOTO, K
    NISHIMURA, Y
    SAITO, K
    MATSUKAWA, T
    YOSHIHARA, T
    NAKANO, T
    ISSCC DIGEST OF TECHNICAL PAPERS, 1985, 28 : 240 - 241
  • [38] A 1Mb Embedded NOR Flash Memory with 39μW Program Power for mm-Scale High-Temperature Sensor Nodes
    Dong, Qing
    Kim, Yejoong
    Lee, Inhee
    Choi, Myungjoon
    Li, Ziyun
    Wang, Jingcheng
    Yang, Kaiyuan
    Chen, Yen-Po
    Dong, Junjie
    Cho, Minchang
    Kim, Gyouho
    Chang, Wei-Keng
    Chen, Yun-Sheng
    Chih, Yu-Der
    Blaauw, David
    Sylvester, Dennis
    2017 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2017, : 198 - 198
  • [39] EVALUATING THE HAPLOTYPE STRUCTURE OF THE 1MB MHC REGION BETWEEN TNF AND HLA-DRB1
    Newton, J.
    Rockett, K.
    Wilson, J.
    Brown, M.
    Kwiatkowski, D.
    RHEUMATOLOGY, 2003, 42 : 6 - 6
  • [40] A 1Mb high-density Toggle-MRAM with symmetrical Read/Write operations
    Tanizaki, Hiroaki
    Tsuji, Takaharu
    Otani, Jun
    Yamaguchi, Yuichiro
    Murai, Yasumitsu
    2007 22ND IEEE NON-VOLATILE SEMICONDUCTOR MEMORY WORKSHOP, 2007, : 63 - 65