MCUNeRF: Packing NeRF into an MCU with 1MB Memory

被引:1
|
作者
Ye, Zhixiang [1 ,2 ,3 ]
Hu, Qinghao [4 ]
Zhao, Tianli [2 ]
Zhou, Wangping [1 ]
Cheng, Jian [2 ,4 ]
机构
[1] Nanjing Univ Informat Sci & Technol, Nanjing, Peoples R China
[2] Maicro, Airia, Nanjing, Peoples R China
[3] Univ Chinese Acad Sci, Nanjing, Peoples R China
[4] Chinese Acad Sci, Inst Automat, Beijing, Peoples R China
基金
国家重点研发计划; 中国国家自然科学基金;
关键词
Neural Radiance Fields; Embedded System;
D O I
10.1145/3581783.3612109
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Neural Radiance Fields (NeRFs) have revolutionized 3D scene synthesis. Voxel grids are commonly employed to enhance training or rendering speed, but they entail additional storage requirements. The large model size and high computational and memory demands impede their progress on resource-constrained devices, e.g., Microcontroller Units (MCUs). Besides, there is currently no NeRF rendering framework available on MCU devices. In this paper, we propose a NeRF method named MCUNeRF for 3D scene synthesis on MCU devices. The proposed MCUNeRF compresses voxel grids via a hybrid quantization algorithm merging learned step-size quantization (LSQ) and optimized product quantization (OPQ). To further reduce the model storage, we also propose a codebook-sharing method that renders multiple objects with a single quantization codebook. Then we implement a NeRF-based rendering framework for MCU devices, which leverages a low-bit neural network computation framework, i.e. CMSIS-NN, to accelerate the rendering progress. Extensive experiments on four datasets such as Synthetic-NeRF demonstrate that our proposed method could compress model data by 20-40 times with comparable rendering quality, which enables NeRF-based scene rendering on MCU devices with only 1M SRAM.
引用
收藏
页码:9082 / 9092
页数:11
相关论文
共 50 条
  • [21] A 20GS/s 8b ADC with a 1MB memory in 0.18μm CMOS
    Poulton, K
    Neff, R
    Setterberg, B
    Wuppermann, B
    Kopley, T
    Jewett, R
    Pernillo, J
    Tan, C
    Montijo, A
    2003 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE: DIGEST OF TECHNICAL PAPERS, 2003, 46 : 318 - +
  • [22] A 42.5mm2 1Mb nonvolatile ferroelectric memory utilizing advanced architecture for enhanced reliability
    Kraus, W
    Lehman, L
    Wilson, D
    Yamazaki, T
    Ohno, C
    Nagai, E
    Yamazaki, H
    Suzuki, H
    SEVENTH BIENNIAL IEEE INTERNATIONAL NONVOLATILE MEMORY TECHNOLOGY CONFERENCE, PROCEEDINGS, 1998, : 22 - 25
  • [23] Logic design of special reading and writing method for 1MB EPROM
    Zhiren, Zhou
    Hunan Daxue Xuebao/Journal of Hunan University Natural Sciences, 1994, 21 (02):
  • [24] A 1MB CMOS DRAM WITH FAST PAGE AND STATIC COLUMN MODES
    SAITO, S
    FUJII, S
    OKADA, Y
    SAWADA, S
    SHINOZAKI, S
    NATORI, K
    OZAWA, O
    ISSCC DIGEST OF TECHNICAL PAPERS, 1985, 28 : 252 - 252
  • [25] A 1MB DRAM WITH 3-DIMENSIONAL STACKED CAPACITOR CELLS
    TAKEMAE, Y
    EMA, T
    NAKANO, M
    BABA, F
    YABU, T
    MIYASAKA, K
    SHIRAI, K
    ISSCC DIGEST OF TECHNICAL PAPERS, 1985, 28 : 250 - 251
  • [26] A 1Mb 2-transistor/bit non-volatile CAM based on flash-memory technologies
    Miwa, T
    Yamada, H
    Hirota, Y
    Satoh, T
    Hara, H
    1996 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS, 1996, 39 : 40 - 41
  • [27] A 20NS STATIC COLUMN 1MB DRAM IN CMOS TECHNOLOGY
    SATO, K
    KAWAMOTO, H
    YANAGISAWA, K
    MATSUMOTO, T
    SHIMIZU, S
    HORI, R
    ISSCC DIGEST OF TECHNICAL PAPERS, 1985, 28 : 254 - 255
  • [28] A Million Cycle 0.13um 1Mb Embedded SONOS Flash Memory Using Successive Approximated Read Calibration
    Wang, N.
    Yao, X.
    Lei, Y.
    Feng, G. Y.
    Dong, Q. H.
    Xu, L.
    Guo, L.
    Wang, Z.
    Tang, T. S.
    PROCEEDINGS OF THE IEEE 2008 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2008, : 427 - 430
  • [29] 缓存之争1MB比512KB强多少
    姑苏飘雪
    现代计算机(普及版), 2006, (04) : 114 - 115
  • [30] 世界最高速的1Mb字段存储器
    吴茂林
    电子技术, 1988, (12) : 16 - 16