A 1MB CMOS DRAM WITH A DIVIDED BITLINE MATRIX ARCHITECTURE

被引：0
|
作者：
TAYLOR, R
JOHNSON, M
机构：
来源：
ISSCC DIGEST OF TECHNICAL PAPERS | 1985年 / 28卷
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：242 / 243
页数：2
相关论文
共 50 条
  • [1] A 1MB CMOS DRAM
    KIRSCH, HC
    CLEMONS, DG
    DAVAR, S
    HARMAN, JE
    HOLDER, CH
    HUNSICKER, WF
    PROCYK, FJ
    STEFANY, JH
    YANEY, DS
    PETRIZZI, JB
    IEEE INTERNATIONAL SOLID STATE CIRCUITS CONFERENCE, 1985, 28 : 256 - 257
  • [2] A 1-MBIT CMOS DYNAMIC RAM WITH A DIVIDED BITLINE MATRIX ARCHITECTURE
    TAYLOR, RT
    JOHNSON, MG
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1985, 20 (05) : 894 - 902
  • [3] 1MB DRAM ALTERNATIVES
    CHOU, S
    CZEKALSKI, M
    GROWHOWSKI, CJ
    ITOH, K
    KIRSCH, HC
    MIYASAKA, K
    PENZEL, HJ
    ROSENZWEIG, W
    SEGERS, D
    ISSCC DIGEST OF TECHNICAL PAPERS, 1984, 27 : 132 - 133
  • [4] A 1MB CMOS DRAM WITH FAST PAGE AND STATIC COLUMN MODES
    SAITO, S
    FUJII, S
    OKADA, Y
    SAWADA, S
    SHINOZAKI, S
    NATORI, K
    OZAWA, O
    ISSCC DIGEST OF TECHNICAL PAPERS, 1985, 28 : 252 - 252
  • [5] A 20NS STATIC COLUMN 1MB DRAM IN CMOS TECHNOLOGY
    SATO, K
    KAWAMOTO, H
    YANAGISAWA, K
    MATSUMOTO, T
    SHIMIZU, S
    HORI, R
    ISSCC DIGEST OF TECHNICAL PAPERS, 1985, 28 : 254 - 255
  • [6] A 1MB DRAM WITH A FOLDED CAPACITOR CELL STRUCTURE
    HORIGUCHI, F
    ITOH, Y
    IIZUKA, H
    OGURA, M
    MASUOKA, F
    ISSCC DIGEST OF TECHNICAL PAPERS, 1985, 28 : 244 - 245
  • [7] AN 85NS 1MB DRAM IN A PLASTIC DIP
    INOUE, Y
    MUROTANI, T
    FUKUZOH, Y
    HAYANO, K
    FUJII, T
    MINAMI, K
    NAKAMURA, K
    KIKUCHI, M
    ISSCC DIGEST OF TECHNICAL PAPERS, 1985, 28 : 238 - 239
  • [8] AN EXPERIMENTAL 1MB DRAM WITH ON-CHIP VOLTAGE LIMITER
    ITOH, K
    HORI, R
    ETOH, J
    ASAI, S
    HASHIMOTO, N
    YAGI, K
    SUNAMI, H
    ISSCC DIGEST OF TECHNICAL PAPERS, 1984, 27 : 282 - 283
  • [9] PAGE MODE PROGRAMMING 1MB CMOS EPROM
    HAGIWARA, T
    MATSUO, H
    FUKUDA, M
    MATSUNO, Y
    FURUNO, T
    KURODA, K
    YASUI, T
    KATTO, H
    SHIMIZU, A
    ISSCC DIGEST OF TECHNICAL PAPERS, 1985, 28 : 174 - 175
  • [10] A 1MB DRAM WITH 3-DIMENSIONAL STACKED CAPACITOR CELLS
    TAKEMAE, Y
    EMA, T
    NAKANO, M
    BABA, F
    YABU, T
    MIYASAKA, K
    SHIRAI, K
    ISSCC DIGEST OF TECHNICAL PAPERS, 1985, 28 : 250 - 251
12345