NOVEL VLSI IMPLEMENTATION OF (8X8) POINT 2-D DCT

被引：10
|
作者：
MCGOVERN, FA
WOODS, RF
YAN, M
机构：
[1] Institute of Advanced Microelectrons, Dept. of Electrical and Electronic Engineering, Queen’s University of Belfast
来源：
ELECTRONICS LETTERS | 1994年 / 30卷 / 08期
关键词：
DISCRETE COSINE TRANSFORMS; VLSI;
D O I：
10.1049/el:19940423
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
An innovative, high performance, bit serial architecture for the (8x8) point 2-D DCT, which is suitable for video telephony applications, is presented. The architecture has been derived by the novel application of a previously developed fast algorithm.
引用
收藏
页码：624 / 626
页数：3
相关论文
共 50 条
  • [1] A new design and implementation of 8x8 2-D DCT/IDCT
    Lee, YP
    Chen, LG
    Chen, MJ
    Ku, CW
    [J]. VLSI SIGNAL PROCESSING, IX, 1996, : 408 - 417
  • [2] A new fast algorithm for 8 x 8 2-D DCT and its VLSI implementation
    Tian, M
    Li, GJ
    Peng, QZ
    [J]. PROCEEDINGS OF 2005 IEEE INTERNATIONAL WORKSHOP ON VLSI DESIGN AND VIDEO TECHNOLOGY, 2005, : 179 - 182
  • [3] An Energy-Efficient 8x8 2-D DCT VLSI Architecture for Battery-Powered Portable Devices
    Livramento, Vinicius S.
    Moraes, Bruno G.
    Machado, Brunno A.
    Guentzel, Jose Luis
    [J]. 2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 587 - 590
  • [4] FPGA Implementation of Pipelined 8x8 2-D DCT and IDCPla Structure for H.264 Protocol
    Srivastava, Pankaj Kumar
    Jakkani, Anil Kumar
    [J]. 2018 3RD INTERNATIONAL CONFERENCE FOR CONVERGENCE IN TECHNOLOGY (I2CT), 2018,
  • [5] Implementation of a 2-d 8x8 IDCT on the reconfigurable montium core
    Smit, L. T.
    Rauwerda, G. K.
    Molderink, A.
    Wolkotte, P. T.
    Smit, G. J. M.
    [J]. 2007 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, VOLS 1 AND 2, 2007, : 562 - 566
  • [6] Algebraic Integer based 8x8 2-D DCT Architecture for Digital Video Processing
    Madanayake, H. L. P. Arjuna
    Cintra, R. J.
    Onen, D.
    Dimitrov, V. S.
    Bruton, L. T.
    [J]. 2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 1247 - 1250
  • [7] A 100-MHZ 2-D 8X8 DCT/IDCT PROCESSOR FOR HDTV APPLICATIONS
    MADISETTI, A
    WILLSON, AN
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 1995, 5 (02) : 158 - 165
  • [8] RNS-based implementation of 8x8 point 2D-DCT over field-programmable devices
    Fernández, PG
    Lloris, A
    [J]. ELECTRONICS LETTERS, 2003, 39 (01) : 21 - 23
  • [9] A parameterized power-aware IP core generator for the 2-D 8x8 DCT/IDCT
    Ju, RC
    Chen, JW
    Guo, JI
    Chen, TF
    [J]. 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2004, : 769 - 772
  • [10] A new 2-D 8x8 DCT/IDCT core design using group distributed arithmetic
    Guo, JI
    Chen, JW
    Chen, HC
    [J]. PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II: COMMUNICATIONS-MULTIMEDIA SYSTEMS & APPLICATIONS, 2003, : 752 - 755
12345