共 50 条
- [41] Design of Approximate Dividers for Error Tolerant Applications 2018 IEEE 61ST INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2018, : 496 - 499
- [42] A Design of Fault Tolerant Logic under Network Error using HARQ Scheme for Brake-by-Wire System 2013 INTERNATIONAL CONFERENCE ON COMMUNICATION SYSTEMS AND NETWORK TECHNOLOGIES (CSNT 2013), 2013, : 846 - 849
- [43] Analysis Optimum Sizing of 12 T PCSA for High Speed Soft Error Tolerant Logic Circuits Design Journal of Electrical Engineering & Technology, 2022, 17 : 3473 - 3485
- [44] Techniques for the design of human error tolerant systems HUMAN-COMPUTER INTERACTION - INTERACT '97, 1997, : 665 - 666
- [46] MULTIVALUED INTEGRATED INJECTION LOGIC IEEE TRANSACTIONS ON COMPUTERS, 1977, 26 (12) : 1233 - 1241
- [47] MULTIPLE SYSTEMS OF MULTIVALUED LOGIC IEEE CIRCUITS AND DEVICES MAGAZINE, 1995, 11 (06): : 35 - &
- [48] INFERENCE IN A MULTIVALUED LOGIC SYSTEM INTERNATIONAL JOURNAL OF MAN-MACHINE STUDIES, 1985, 23 (01): : 27 - 44
- [49] Parallel calculations in the multivalued logic ICICS - PROCEEDINGS OF 1997 INTERNATIONAL CONFERENCE ON INFORMATION, COMMUNICATIONS AND SIGNAL PROCESSING, VOLS 1-3: THEME: TRENDS IN INFORMATION SYSTEMS ENGINEERING AND WIRELESS MULTIMEDIA COMMUNICATIONS, 1997, : 266 - 268