ERROR TOLERANT DESIGN OF MULTIVALUED LOGIC FUNCTIONS

被引：0

|

作者：

PORTER, WA

机构：

来源：

IEEE TRANSACTIONS ON COMPUTERS | 1982年 / 31卷 / 06期

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

引用

收藏

页码：551 / 554

页数：4

相关论文

共 50 条

[31] Design of fault tolerant majority voter for error resilient TMR targeting micro to nano scale logic
Goswami, Mrinal
Chattopadhyay, Subrata
Tripathi, Shiv Bhushan
Sen, Bibhash
INTERNATIONAL JOURNAL OF COMPUTATIONAL SCIENCE AND ENGINEERING, 2020, 21 (03) : 375 - 393
[32] A Comprehensive Approach for Soft Error Tolerant Four State Logic
Friesenbichler, Werner
Panhofer, Thomas
Delvai, Martin
PROCEEDINGS OF THE 2009 IEEE SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2009, : 214 - 217
[33] Concurrent error detection for involutional functions with applications in fault-tolerant cryptographic hardware design
Joshi, Nikhil
Wu, Kaijie
Sundararajan, Jayachandran
Karri, Ramesh
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, 25 (06) : 1163 - 1169
[34] BEST POSSIBLE ASYMPTOTIC BOUNDS ON THE DEPTH OF MONOTONE-FUNCTIONS IN MULTIVALUED LOGIC
WEGENER, I
INFORMATION PROCESSING LETTERS, 1982, 15 (02) : 81 - 83
[35] Equational Closure and Closure with Respect to Enumeration on a Set of Partial Multivalued Logic Functions
S. S. Marchenkov
V. A. Prostov
Moscow University Computational Mathematics and Cybernetics, 2019, 43 (3) : 118 - 125
[36] ON ONE CONTINUAL SET OF beta-CLOSED CLASSES OF THE MULTIVALUED LOGIC FUNCTIONS
Podolko, D. K.
PRIKLADNAYA DISKRETNAYA MATEMATIKA, 2014, 24 (02): : 12 - +
[37] A Fault Tolerant Threshold Logic Gate Design
Palaniswamy, Ashok Kumar
Goparaju, Manoj Kumar
Tragoudas, Spyros
PROCEEDINGS OF THE 13TH WSEAS INTERNATIONAL CONFERENCE ON RECENT ADVANCES IN CIRCUITS, 2009, : 162 - 167
[38] Design of Fault Tolerant Universal Logic in QCA
Sen, Bibhash
Mukherjee, Rijoy
Nath, Rajdeep Kumar
Sikdar, Biplab K.
2014 FIFTH INTERNATIONAL SYMPOSIUM ON ELECTRONIC SYSTEM DESIGN (ISED), 2014, : 166 - 170
[39] CLASS OF ERROR TOLERANT PATTERN-DISCRIMINATION FUNCTIONS
PORTER, WA
PATTERN RECOGNITION, 1977, 9 (01) : 59 - 64
[40] Generation of four states in MOSFET for future multivalued logic circuit design
Karmakar, Supriya
IET CIRCUITS DEVICES & SYSTEMS, 2019, 13 (04) : 504 - 509

← 1 2 3 4 5 →