Continuous semianalytical modeling of vertical surrounding-gate tunnel FET: analog/RF performance evaluation

被引:0
|
作者
Nidhal Abdelmalek
Fayçal Djeffal
Toufik Bentrcia
机构
[1] University Mostefa Benboulaid Batna-2,LEA, Department of Electronics
[2] University of Batna-1,LEPCM, Department of Physics
来源
Journal of Computational Electronics | 2018年 / 17卷
关键词
Continuous model; Surrounding gate; High-; Tunneling FET; Analog/RF; Linearity;
D O I
暂无
中图分类号
学科分类号
摘要
A continuous and accurate model based on the two-dimensional (2D) potential solution of a tunnel field-effect transistor (TFET) with undoped vertical surrounding-gate (VSG) structure is proposed. Both ambipolarity and dual modulation effects are included to obtain a more accurate analytical model, whose validity is demonstrated by comparison with two-dimensional numerical simulations using ATLAS-2D. The continuity of the proposed model enables extraction of analog/radiofrequency (RF) parameters and device figures of merit. Moreover, the effect of introducing a high-κ\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$\kappa $$\end{document} layer on the gate oxide in improving the behavior of the VSG-TFET is explored for use in high-performance analog/RF applications. The proposed continuous analytical model can be easily implemented in commercial simulators to study and investigate VSG-TFET-based nanoelectronic circuits.
引用
收藏
页码:724 / 735
页数:11
相关论文
共 50 条
  • [21] Vertical Dopingless Dual-Gate Junctionless FET for Digital and RF Analog Applications
    Aanchal Garg
    Balraj Singh
    Yashvir Singh
    Silicon, 2024, 16 : 2719 - 2728
  • [22] Vertical Dopingless Dual-Gate Junctionless FET for Digital and RF Analog Applications
    Garg, Aanchal
    Singh, Balraj
    Singh, Yashvir
    SILICON, 2024, 16 (06) : 2719 - 2728
  • [23] Gate misalignment effects on analog/RF performance of charge plasma-based doping-less tunnel FET
    Anand, Sunny
    Sarin, R. K.
    APPLIED PHYSICS A-MATERIALS SCIENCE & PROCESSING, 2017, 123 (06):
  • [24] Effect of gate-length downscaling on the analog/RF and linearity performance of InAs-based nanowire tunnel FET
    Baral, Biswajit
    Biswal, Sudhansu Mohan
    De, Debashis
    Sarkar, Angsuman
    INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2017, 30 (3-4)
  • [25] Gate misalignment effects on analog/RF performance of charge plasma-based doping-less tunnel FET
    Sunny Anand
    R. K. Sarin
    Applied Physics A, 2017, 123
  • [26] Impact of gate-on-source misalignment on the analog and digital performance of tunnel FET
    Ahmed Shaker
    Muhammad Elgamal
    Mostafa Fedawy
    Hesham Kamel
    Pramana, 2021, 95
  • [27] Impact of gate-on-source misalignment on the analog and digital performance of tunnel FET
    Shaker, Ahmed
    Elgamal, Muhammad
    Fedawy, Mostafa
    Kamel, Hesham
    PRAMANA-JOURNAL OF PHYSICS, 2021, 95 (03):
  • [28] Investigation on RF/Analog Performance in SiGe Pocket n-Tunnel FET
    Saha, Rajesh
    Panda, Deepak Kumar
    Goswami, Rupam
    IETE JOURNAL OF RESEARCH, 2024, 70 (03) : 2871 - 2877
  • [29] Reduction of the kink effect in a SELBOX tunnel FET and its RF/analog performance
    Puja Ghosh
    Brinda Bhowmick
    Journal of Computational Electronics, 2019, 18 : 1182 - 1191
  • [30] Reduction of the kink effect in a SELBOX tunnel FET and its RF/analog performance
    Ghosh, Puja
    Bhowmick, Brinda
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2019, 18 (04) : 1182 - 1191