共 50 条
- [3] Effect of Temperature and Gate Stack on the Linearity and Analog Performance of Double Gate Tunnel FET [J]. TRENDS IN NETWORKS AND COMMUNICATIONS, 2011, 197 : 466 - +
- [4] Simulation and comparative study on analog/RF and linearity performance of III–V semiconductor-based staggered heterojunction and InAs nanowire(nw) Tunnel FET [J]. Microsystem Technologies, 2019, 25 : 1855 - 1861
- [5] Simulation and comparative study on analog/RF and linearity performance of III-V semiconductor-based staggered heterojunction and InAs nanowire(nw) Tunnel FET [J]. MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2019, 25 (05): : 1855 - 1861