Gate misalignment effects on analog/RF performance of charge plasma-based doping-less tunnel FET

In this paper, gate misalignment effect on charge plasma-based doping-less tunnel FET (DLTFET) is demonstrated for the first time. The effects of bottom gate misalignment on either towards source (GMAS) or towards drain (GMAD) are then compared with the conventional doped TFET (DGTFET). This paper also discusses the effect of misalignment on the bases of different analog/RF parameters such as transconductance (gm), output conductance (gd), intrinsic gain (AV), total gate capacitance (Cgg), and cut-off frequency (fT). When bottom gate is misaligned towards source, DLTFET provides a better performance than DGTFET and shows the best results when the device is 50% misaligned. While gate misalignment towards drain, both devices show similar performance and degrade with the increase in misalignment. The DLTFET is found to have a better tolerance to the different misalignment configurations than DGTFET.