A New Optimal Test Node Selection Method for Analog Circuit

被引:0
|
作者
Hui Luo
Youren Wang
Hua Lin
Yuanyuan Jiang
机构
[1] Nanjing University of Aeronautics and Astronautics,College of Automation Engineering
[2] Anhui University of Science and Technology,College of Electric and Information Engineering
来源
关键词
Analog circuit diagnosis; Test node selection; Fault dictionary; Ambiguity group; Probability density;
D O I
暂无
中图分类号
学科分类号
摘要
The existing test node selection methods of analog dictionary technique assume that the voltage gap of ambiguity group is 0.7 V. However, this technique is not always accurate to determine the right ambiguity gap for each fault mode. As the probability density of the circuit output approximately satisfies the normal distribution, an accurate technique is introduced to determine the ambiguity gap. Then, this paper proposes a new test node selection method with an extended fault dictionary and the overlapped area values. Firstly, the fault dictionary is constructed with the mean and standard variance values of node voltage. Then, the area detection table is generated by the overlapped area values under normal curves for ambiguity faults, which represent the failure probability of ambiguity faults. Finally, the optimal test node set is selected by fusing fault isolation and overlapped area information. The results show that the proposed method is effective to select the optimal test node set and improve the performance of analog fault diagnosis.
引用
收藏
页码:279 / 290
页数:11
相关论文
共 50 条
  • [31] Test Node Selection for Fault Diagnosis in Analog Circuits using Faster RCNN Model
    Puvaneswari, G.
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2023, 42 (06) : 3229 - 3254
  • [32] Test Node Selection for Fault Diagnosis in Analog Circuits using Faster RCNN Model
    G. Puvaneswari
    Circuits, Systems, and Signal Processing, 2023, 42 : 3229 - 3254
  • [33] Test point selection based on binary grey wolf optimization algorithm for analog circuit
    Song, Ping
    He, Yuzhu
    PROCEEDINGS OF 2018 IEEE 3RD ADVANCED INFORMATION TECHNOLOGY, ELECTRONIC AND AUTOMATION CONTROL CONFERENCE (IAEAC 2018), 2018, : 2253 - 2256
  • [34] Research on test points selection using complex field fault modeling in analog circuit
    Yang, Jing
    Yang, ChengLin
    Liu, Zhen
    ADVANCES IN COMPUTATIONAL MODELING AND SIMULATION, PTS 1 AND 2, 2014, 444-445 : 1158 - 1162
  • [35] Improved Node Matrix Optimization Method of Test Points at Circuit Board
    Li Feng-yu
    Yan Yu-kun
    Zhang Long-fei
    Chen Zhi
    Liao Long-tao
    Xiao Kai
    PROCEEDINGS OF THE 2014 INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND ELECTRONIC TECHNOLOGY, 2015, 6 : 494 - 497
  • [36] A Test Point Selection Method Based on Circuit Topology Graph
    Duan Xiusheng
    Huang Yi
    Zhou Yunfeng
    PROCEEDINGS OF THE 2015 INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND INTELLIGENT COMMUNICATION, 2015, 16 : 394 - 397
  • [37] New method of temperature compensation on photoelectric analog isolating circuit
    Zhu, Canyan
    Yibiao Jishu Yu Chuanganqi/Instrument Technique and Sensor, 1997, (08): : 37 - 40
  • [38] A NEW GENERALISED HYBRID METHOD FOR NONLINEAR ANALOG CIRCUIT ANALYSIS
    Iordache, Mihai
    Dumitriu, Lucia
    Niculae, Dragos
    REVUE ROUMAINE DES SCIENCES TECHNIQUES-SERIE ELECTROTECHNIQUE ET ENERGETIQUE, 2008, 53 (04): : 393 - 401
  • [39] On Optimal CDN Node Selection
    Gromov, Maxim L.
    Chebotareva, Yevgeniya P.
    2014 15TH INTERNATIONAL CONFERENCE OF YOUNG SPECIALISTS ON MICRO/NANOTECHNOLOGIES AND ELECTRON DEVICES (EDM), 2014, : 136 - 138
  • [40] Analytical Synthesis Method - A New Mathematical Design Method for the Analog Circuit Design
    Chang, Chun-Ming
    NEW ASPECTS OF SYSTEMS THEORY AND SCIENTIFIC COMPUTATION, 2010, : 13 - +