A Test Point Selection Method Based on Circuit Topology Graph

被引:0
|
作者
Duan Xiusheng [1 ]
Huang Yi [1 ]
Zhou Yunfeng [2 ]
机构
[1] Ordnance Engn Coll, Dept Elect & Opt Engn, Shijiazhuang, Peoples R China
[2] Chongqing Mil Representat Bur, Gen Armaments Dept, Chongqing, Peoples R China
关键词
circuit; topology structure; test point; correlation matrix; optimal test set;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
To the question of test point selection in test or diagnosis for complex electronic equipments and large scale circuit, a test point selection method based on circuit topology and correlation modeling is proposed. This method, firstly, established the topology model based on circuit function structure, then the adjacency matrix of module connection relationship in reaction model and get the initial point set; secondly established correlation modeling using adjacency matrix; then, traversal correlation matrix and delete redundant test point based on reverse deletion strategy, obtain optimal test set; at last, verify this method with a example.
引用
收藏
页码:394 / 397
页数:4
相关论文
共 50 条
  • [1] A New Test Point Selection Method for Analog Circuit
    Dongsheng Zhao
    Yuzhu He
    Journal of Electronic Testing, 2015, 31 : 53 - 66
  • [2] A New Test Point Selection Method for Analog Circuit
    Zhao, Dongsheng
    He, Yuzhu
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2015, 31 (01): : 53 - 66
  • [3] Test Point Selection Method for Analog Circuit Fault Diagnosis Based on Similarity Coefficient
    Ma, Qingfeng
    He, Yuzhu
    Zhou, Fuqiang
    Song, Ping
    MATHEMATICAL PROBLEMS IN ENGINEERING, 2018, 2018
  • [4] Entropy Based Test Point Evaluation and Selection Method for Analog Circuit Fault Diagnosis
    Gao, Yuan
    Yang, Chenglin
    Tian, Shulin
    Chen, Fang
    MATHEMATICAL PROBLEMS IN ENGINEERING, 2014, 2014
  • [5] Test point selection for analog integrated circuit
    Sun, Xiu-Bin
    Chen, Guang-Ju
    Xie, Yong-Le
    Dianzi Yu Xinxi Xuebao/Journal of Electronics and Information Technology, 2004, 26 (04): : 645 - 650
  • [6] Circuit topology selection based on neural networks
    Prakobwaitayakit, K
    Fujii, N
    APCCAS '98 - IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS: MICROELECTRONICS AND INTEGRATING SYSTEMS, 1998, : 387 - 390
  • [7] Graph-Grammar-Based Analog Circuit Topology Synthesis
    Zhao, Zhenxin
    Zhang, Lihong
    2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2019,
  • [8] Test point selection based on binary grey wolf optimization algorithm for analog circuit
    Song, Ping
    He, Yuzhu
    PROCEEDINGS OF 2018 IEEE 3RD ADVANCED INFORMATION TECHNOLOGY, ELECTRONIC AND AUTOMATION CONTROL CONFERENCE (IAEAC 2018), 2018, : 2253 - 2256
  • [9] Bionic topology optimization method based on graph method
    Ding Y.
    Zhou Z.
    Zhu X.
    Hangkong Dongli Xuebao/Journal of Aerospace Power, 2021, 36 (11): : 2389 - 2399
  • [10] A Test Point Selection Method Based on Fault Response Matrices Framework
    Hu, Jing
    Lin, Yuheng
    Xu, Zhongqiu
    He, Hongxi
    Li, Zhi
    Zhang, Guoning
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2023, 72