Test Node Selection for Fault Diagnosis in Analog Circuits using Faster RCNN Model

被引:0
|
作者
G. Puvaneswari
机构
[1] Coimbatore Institute of Technology,Department of Electronics and Communication Engineering
关键词
Analog circuits; Test node selection; Fault diagnosis; Correlation coefficient; Nodes;
D O I
暂无
中图分类号
学科分类号
摘要
Test node selection for finding faults in complex analog circuits is essential in fault dictionary techniques to reduce test cost in terms of time, to reduce the number of input variables of the circuit under test required for faults detection, and hence to minimize fault dictionary size. The proposed faster regional convolutional neural network-based test node selection procedure evaluates the relationship between the input variables (node voltage) using correlation measures to choose test nodes for fault diagnosis. A fault dictionary is built by measuring node voltages for different fault cases. For the given fault dictionary, initially the correlation coefficient of input variables is determined and the node correlation matrix is obtained. Test node selection proposed here determines the minimum number of nodes required for testing by finding the nodes with the highest number of zero correlations. Then the node correlation matrix is updated by removing the minimum nodes identified, and the nodes with the highest number of zero and weak correlation are found from the updated node correlation matrix for better fault coverage. Simulation results are presented by considering both hard and soft faults cases, and the performance of the proposed approach is evaluated using fault detection efficiency of test nodes of CUT. The comparative analysis is carried out for the proposed approach and various other techniques by evaluating various metrics, namely the computational time, accuracy, precision, recall, f-measure and specificity. The computational time and the accuracy rate attained by the proposed approach are 0.2 s and 97.4%, respectively.
引用
收藏
页码:3229 / 3254
页数:25
相关论文
共 50 条
  • [1] Test Node Selection for Fault Diagnosis in Analog Circuits using Faster RCNN Model
    Puvaneswari, G.
    [J]. CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2023, 42 (06) : 3229 - 3254
  • [2] New algorithm for test node selection for analog circuits diagnosis
    Department of Automation, Tsinghua University, Beijing 100084, China
    [J]. Jisuanji Xuebao, 2006, 10 (1780-1785):
  • [3] Selection of input stimulus for fault diagnosis of analog circuits using ARMA model
    Mohsen, AAK
    Abu El-Yazeed, MF
    [J]. AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2004, 58 (03) : 212 - 217
  • [4] Automated selection of test frequencies for fault diagnosis in analog electronic circuits
    Alippi, C
    Catelani, M
    Fort, A
    Mugnaini, M
    [J]. IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2005, 54 (03) : 1033 - 1044
  • [5] Soft fault test and diagnosis for analog circuits
    Wang, P
    Yang, SY
    [J]. 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 2188 - 2191
  • [6] Evolutionary stimuli selection for fault diagnosis in analog circuits
    Korzybski, Marek
    Ossowski, Marek
    [J]. PRZEGLAD ELEKTROTECHNICZNY, 2011, 87 (10): : 167 - 170
  • [7] Methods for the automated selection of test frequencies for fault diagnosis in analog electronic circuits: a comparison
    Alippi, C
    Catelani, M
    Fort, A
    Mugnaini, M
    [J]. IMTC/O3: PROCEEDINGS OF THE 20TH IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2003, : 60 - 64
  • [8] Characteristics of fault diagnosis for analog circuits based on preset test
    Miura, Y
    [J]. DFT 2005: 20TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, 2005, : 573 - 581
  • [9] An approach for selection of test points for analog fault diagnosis
    Pinjala, KK
    Kim, BC
    [J]. 18TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2003, : 287 - 294
  • [10] Fault Diagnosis in Analog Circuits Using Swarm Intelligence
    Nedjah, Nadia
    Galindo, Jalber Dinelli Luna
    Mourelle, Luiza de Macedo
    de Oliveira, Fernanda Duarte Vilela Reis
    [J]. BIOMIMETICS, 2023, 8 (05)