EMA-based modeling of the surface potential and drain current of dual-material gate-all-around TFETs

被引:0
|
作者
Varun Mishra
Yogesh Kumar Verma
Prateek Kishor Verma
Santosh Kumar Gupta
机构
[1] Motilal Nehru National Institute of Technology Allahabad,
来源
关键词
Tunnel field-effect transistor (TFET); Gate-all-around (GAA); Dual-material GAA-TFET; Band-to-band tunneling (BTBT); Evanescent mode;
D O I
暂无
中图分类号
学科分类号
摘要
An analytical model for the surface potential and drain current of dual-material gate-all-around tunnel field-effect transistors based on evanescent mode analysis (EMA) is introduced. In the EMA, the channel potential is a sum of the solutions of the one-dimensional (1D) Poisson equation and two-dimensional (2D) Laplace equation. The EMA is preferred over the parabolic approximation due to the invariance of the characteristic length (λ) over the channel. The band-to-band tunneling rate is integrated over the tunneling volume to calculate the drain current. The accuracy of the model is evaluated by comparing it with results obtained from numerical simulations, revealing good agreement. The presented model could be easily integrated into commercial circuit simulators because of its accuracy and simplicity.
引用
收藏
页码:1596 / 1602
页数:6
相关论文
共 50 条
  • [21] Compact Analytical Drain Current Model of Gate-All-Around Nanowire Tunneling FET
    Vishnoi, Rajat
    Kumar, M. Jagadesh
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (07) : 2599 - 2603
  • [22] Surface Potential and Drain Current Analytical Model of Gate All Around Triple Metal TFET
    Bagga, Navjeet
    Dasgupta, Sudeb
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (02) : 606 - 613
  • [23] An Analytical Drain Current Model for the Cylindrical Channel Gate-All-Around Heterojunction Tunnel FETs
    Keighobadi, Danial
    Mohammadi, Saeed
    Fathipour, Morteza
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (08) : 3646 - 3651
  • [24] A compact drain current model of short-channel cylindrical gate-all-around MOSFETs
    Tsormpatzoglou, A.
    Tassis, D. H.
    Dimitriadis, C. A.
    Ghibaudo, G.
    Pananakakis, G.
    Clerc, R.
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2009, 24 (07)
  • [25] Analytical drain current and performance evaluation for inversion type InGaAs gate-all-around MOSFET
    Rahman, I. K. M. Reaz
    Khan, Md. Irfan
    Khosru, Quazi D. M.
    AIP ADVANCES, 2021, 11 (06)
  • [26] Physics-based drain current modeling of gate-all-around junctionless nanowire twin-gate transistor (JN-TGT) for digital applications
    Pratap, Yogesh
    Gautam, Rajni
    Haldar, Subhasis
    Gupta, R. S.
    Gupta, Mridula
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2016, 15 (02) : 492 - 501
  • [27] Physics-based drain current modeling of gate-all-around junctionless nanowire twin-gate transistor (JN-TGT) for digital applications
    Yogesh Pratap
    Rajni Gautam
    Subhasis Haldar
    R. S. Gupta
    Mridula Gupta
    Journal of Computational Electronics, 2016, 15 : 492 - 501
  • [28] Potential and Quantum Threshold Voltage Modeling of Gate-All-Around Nanowire MOSFETs
    Pandian, M.
    Balamurugan, N.
    Pricilla, A.
    ACTIVE AND PASSIVE ELECTRONIC COMPONENTS, 2013, 2013 (2013)
  • [29] Modeling and analysis of body potential of cylindrical gate-all-around nanowire transistor
    Ray, Biswajit
    Mahapatra, Santanu
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (09) : 2409 - 2416
  • [30] Influence of localized Interface Charges on Drain Current of Dual-Material Double-Gate Tunnel FETs
    Kumar, Sanjay
    Baral, Kamlaksha
    Chander, Sweta
    Singh, P. K.
    Singh, Kunal
    Jit, Satyabrata
    2018 3RD INTERNATIONAL CONFERENCE FOR CONVERGENCE IN TECHNOLOGY (I2CT), 2018,