A Design of Linearity Built-in Self-Test for Current-Steering DAC

被引：0
|
作者：
Hsin-Wen Ting
Soon-Jyh Chang
Su-Ling Huang
机构：
[1] National Kaohsiung University of Applied Science,Department of Electronic Engineering
[2] National Cheng-Kung University,Department of Electrical Engineering
[3] Motech Industries,undefined
[4] Inc. (Motech),undefined
来源：
Journal of Electronic Testing | 2011年 / 27卷
关键词：
Built-in self-test (BIST); Digital-to-analog converters (DACs); Non-linearity errors; Selected-code method;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
In this paper, a current-mode Built-In Self-Test (BIST) scheme is proposed for on-chip estimating static non-linearity errors in current-steering digital-to-analog converters (DACs). The proposed DAC BIST scheme is designed to verify a 10-bit segmented current-steering DAC, consist of a 5-bit coarse DAC and a 5-bit fine one. This proposed BIST scheme includes a current-mode sample-and-difference circuit to increase the sampling current accuracy and control a current-controlled oscillator (ICO). In addition, only 36 measurements are required by using the selected-code method rather than 1024 measurements for the conventionally-utilized all-code method. Compared to the conventionally-utilized all-code method, about 85-% reduction of test time can be achieved.
引用
收藏
页码：85 / 94
页数：9
相关论文
共 50 条
  • [1] A Design of Linearity Built-in Self-Test for Current-Steering DAC
    Ting, Hsin-Wen
    Chang, Soon-Jyh
    Huang, Su-Ling
    [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2011, 27 (01): : 85 - 94
  • [2] Built-in self-test
    Zorian, Y
    [J]. MICROELECTRONIC ENGINEERING, 1999, 49 (1-2) : 135 - 138
  • [3] IMPLEMENTING A BUILT-IN SELF-TEST PLA DESIGN
    TREUER, R
    FUJIWARA, H
    AGARWAL, VK
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 1985, 2 (02): : 37 - 48
  • [4] BUILT-IN SELF-TEST DESIGN OF SEMICONDUCTOR MEMORY
    RAJASHEKHARA, TN
    [J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 1991, 70 (03) : 645 - 649
  • [5] On Built-In Self-Test for Adders
    Pulukuri, Mary D.
    Stroud, Charles E.
    [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2009, 25 (06): : 343 - 346
  • [6] On Built-In Self-Test for Multipliers
    Pulukuri, Mary D.
    Starr, George J.
    Stroud, Charles E.
    [J]. IEEE SOUTHEASTCON 2010: ENERGIZING OUR FUTURE, 2010, : 25 - 28
  • [7] BUILT-IN SELF-TEST STRUCTURES
    MCCLUSKEY, EJ
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 1985, 2 (02): : 29 - 36
  • [8] Economics of built-in self-test
    Ungar, LY
    Ambler, T
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 2001, 18 (05): : 70 - 79
  • [9] On Built-In Self-Test for Adders
    Mary D. Pulukuri
    Charles E. Stroud
    [J]. Journal of Electronic Testing, 2009, 25 : 343 - 346
  • [10] BUILT-IN SELF-TEST TECHNIQUES
    MCCLUSKEY, EJ
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 1985, 2 (02): : 21 - 28
12345