A Novel Multiple-Valued CMOS Flip-Flop Employing Multiple-Valued Clock

被引：0
|
作者：
Yin-Shui Xia
Lun-Yao Wang
A. E. A. Almaini
机构：
[1] Napier University,School of Engineering
[2] Ningbo University,School of Information and Engineering Science
来源：
Journal of Computer Science and Technology | 2005年 / 20卷
关键词：
CMOS; flip-flops; multiple-valued clock; multiple-valued logic;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
A new CMOS quaternary D flip-flop is implemented employing a multiple-valued clock. PSpice simulation shows that the proposed flip-flop has correct operation. Compared with traditional multiple-valued flip-flops, the proposed multiple-valued CMOS flip-flop is characterized by improved storage capacity, flexible logic structure and reduced power dissipation.
引用
收藏
页码：237 / 242
页数：5
相关论文
共 50 条
  • [1] A novel multiple-valued CMOS flip-flop employing multiple-valued clock
    Xia, YS
    Wang, LY
    Almaini, AEA
    [J]. JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2005, 20 (02): : 237 - 242
  • [2] A novel floating-gate binary signal to multiple-valued signal converter for multiple-valued CMOS logic
    Berg, Y
    Næss, O
    Aunet, S
    Lomsdalen, J
    Hovin, M
    [J]. ICES 2002: 9TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-111, CONFERENCE PROCEEDINGS, 2002, : 579 - 582
  • [3] Novel floating-gate multiple-valued signal to binary signal converters for multiple-valued CMOS logic
    Berg, Y
    Næss, O
    Aunet, S
    Jensen, R
    Hovin, M
    [J]. 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V, PROCEEDINGS, 2002, : 385 - 388
  • [4] FLIP-FLOPS FOR MULTIPLE-VALUED LOGIC
    IRVING, TA
    SHIVA, SG
    NAGLE, HT
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1976, 25 (03) : 237 - 246
  • [5] Multiple-valued hyperstructures
    Rosenberg, IG
    [J]. 1998 28TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC - PROCEEDINGS, 1998, : 326 - 333
  • [6] MULTIPLE-VALUED COUNTER
    KUO, TH
    LIN, HC
    POTTER, RC
    SCHUPE, D
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1993, 42 (01) : 106 - 109
  • [7] Multiple-valued static CMOS memory cell
    Çilingiroglu, U
    Özelçi, Y
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2001, 48 (03) : 282 - 290
  • [8] Novel current mode CMOS multiple-valued logic neuron
    Teng, Daniel H. Y.
    [J]. 2006 Canadian Conference on Electrical and Computer Engineering, Vols 1-5, 2006, : 1911 - 1914
  • [9] Design of High-Speed Quaternary D Flip-Flop Based on Multiple-valued Current-mode
    Wu, Haixia
    Bai, Yilong
    Li, Xiaoran
    Wang, Yiming
    [J]. 2020 4TH INTERNATIONAL CONFERENCE ON ELECTRICAL, AUTOMATION AND MECHANICAL ENGINEERING, 2020, 1626
  • [10] Demonstration of a novel multiple-valued T-gate using multiple-junction surface tunnel transistors and its application to three-valued data flip-flop
    Uemura, T
    Baba, T
    [J]. 30TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2000, : 305 - 310
12345