Polynomial Multiplication Architecture with Integrated Modular Reduction for R-LWE Cryptosystems

被引:0
|
作者
Xinmiao Zhang
Zheang Huai
Keshab K. Parhi
机构
[1] The Ohio State University,Dept. of Electrical and Computer Engineering
[2] University of Minnesota,Dept. of Electrical and Computer Engineering
来源
关键词
Homomorphic encryption; Karatsuba multiplication; Modular polynomial multiplication; Ring-learning with errors (R-LWE); Substructure sharing;
D O I
暂无
中图分类号
学科分类号
摘要
The ring-learning with errors (R-LWE) problem is the basic building block of many ciphers resisting quantum-computing attacks and homomorphic encryption enabling computations on encrypted data. The most critical operation in these schemes is modular multiplication of long polynomials with large coefficients. The polynomial multiplication complexity can be reduced by the Karatsuba formula. In this work, a new method is proposed to integrate modular reduction into the Karatsuba polynomial multiplication. Modular reduction is carried out on intermediate segment products instead of the final product so that more substructure sharing is enabled. Moreover, this paper develops a complete architecture for the modular polynomial multiplication. Computation scheduling optimizations are proposed to reduce the memory access and number of clock cycles needed. Taking advantage of the additional shareable substructures, the proposed scheme reduces the size of the memories, which account for the majority of the modular polynomial multiplier silicon area, by 20% and 12.5%, when the Karatsuba decomposition factor is 2 and 3, respectively, and achieves shorter latency compared to prior designs.
引用
收藏
页码:799 / 809
页数:10
相关论文
共 15 条
  • [1] Polynomial Multiplication Architecture with Integrated Modular Reduction for R-LWE Cryptosystems
    Zhang, Xinmiao
    Huai, Zheang
    Parhi, Keshab K.
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2022, 94 (08): : 799 - 809
  • [2] REDUCED-COMPLEXITY MODULAR POLYNOMIAL MULTIPLICATION FOR R-LWE CRYPTOSYSTEMS
    Zhang, Xinmiao
    Parhi, Keshab K.
    2021 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING (ICASSP 2021), 2021, : 7853 - 7857
  • [3] High-Speed Polynomial Multiplication Architecture for Ring-LWE and SHE Cryptosystems
    Chen, Donald Donglong
    Mentes, Nele
    Vercauteren, Frederik
    Roy, Sujoy Sinha
    Cheung, Ray C. C.
    Pao, Derek
    Verbauwhede, Ingrid
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2015, 62 (01) : 157 - 166
  • [4] Better Security Estimates for Approximate, IoT-Friendly R-LWE Cryptosystems
    O'Connor, Ruth
    Khalid, Ayesha
    O'Neill, M.
    Liu, Weiqiang
    2022 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, APCCAS, 2022, : 611 - 615
  • [5] Montgomery modular multiplication architecture for public key cryptosystems
    McLoone, M
    McIvor, C
    McCanny, J
    2004 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS DESIGN AND IMPLEMENTATION, PROCEEDINGS, 2004, : 349 - 354
  • [6] Efficient Polynomial Multiplier Architecture for Ring-LWE Based Public Key Cryptosystems
    Du, Chaohui
    Bai, Guoqiang
    2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2016, : 1162 - 1165
  • [7] AxMM: Area and Power Efficient Approximate Modular Multiplier for R-LWE Cryptosystem (Invited Paper)
    Kundi, Dur E. Shahwar
    Bian, Song
    Khalid, Ayesha
    Wang, Chenghua
    O'Neill, Maire
    Liu, Weiqiang
    2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
  • [8] High-Speed Polynomial Multiplier Architecture for Ring-LWE Based Public Key Cryptosystems
    Du, Chaohui
    Bai, Guoqiang
    Wu, Xingjun
    2016 INTERNATIONAL GREAT LAKES SYMPOSIUM ON VLSI (GLSVLSI), 2016, : 9 - 14
  • [9] Unified-pipelined NTT Architecture for Polynomial Multiplication in Lattice-based Cryptosystems
    Trong-Hung Nguyen
    Nguyen The Binh
    Huynh Phuc Nghi
    Cong-Kha Pham
    Trong-Thuc Hoang
    2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024, 2024,
  • [10] Error Detection Architectures for Ring Polynomial Multiplication and Modular Reduction of Ring-LWE in Z/pZ[x]/xn+1Benchmarked on ASIC
    Sarker, Ausmita
    Kermani, Mehran Mozaffari
    Azarderakhsh, Reza
    IEEE TRANSACTIONS ON RELIABILITY, 2021, 70 (01) : 362 - 370