Montgomery modular multiplication architecture for public key cryptosystems

被引:0
|
作者
McLoone, M [1 ]
McIvor, C [1 ]
McCanny, J [1 ]
机构
[1] Queens Univ Belfast, Inst Elect Commun & Informat Technol, Belfast, Antrim, North Ireland
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper describes a novel hardware architecture of the Coarsely Integrated Hybrid Scanning (CIHS) algorithm which performs Montgomery modular multiplication. The CIHS algorithm integrates the multiplication and reduction steps involved in modular multiplication. When implemented on a Virtex XC2VP50 device, the architecture can perform 128-bit modular multiplication at a data-rate of 160 Mbps and 256-bit modular multiplication at 216 Mbps. To the authors' knowledge, these are the first reported performance figures for a hardware CIHS algorithm architecture to be reported in the literature. A methodology for generating Montgomery multiplication test vectors is also described.
引用
收藏
页码:349 / 354
页数:6
相关论文
共 50 条
  • [1] Novel Methods for Montgomery Modular Multiplication for Public Key Cryptosystems
    Venkatasubramani, V. R.
    Surendar, M.
    Rajaram, S.
    [J]. ADVANCES IN NETWORK SECURITY AND APPLICATIONS, 2011, 196 : 320 - 330
  • [2] Novel Techniques for Montgomery Modular Multiplication Algorithms for Public Key Cryptosystems
    Venkatasubramani, V. R.
    Rajaram, S.
    [J]. 2011 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS), 2011,
  • [3] A Scalable and Systolic Architectures of Montgomery Modular Multiplication for Public Key Cryptosystems Based on DSPs
    Amine Mrabet
    Nadia El-Mrabet
    Ronan Lashermes
    Jean-Baptiste Rigaud
    Belgacem Bouallegue
    Sihem Mesnager
    Mohsen Machhout
    [J]. Journal of Hardware and Systems Security, 2017, 1 (3) : 219 - 236
  • [4] Embedded public-key cryptosystems via enhanced Montgomery multiplication
    Gastaldo, Paolo
    Parodi, Giovanni
    Picasso, Francesco
    Zunino, Rodolfo
    [J]. 2007 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, PROCEEDINGS, VOLS 1-8, 2007, : 1820 - 1825
  • [5] Enhanced Montgomery Multiplication on DSP Architectures for Embedded Public-Key Cryptosystems
    Gastaldo, P.
    Parodi, G.
    Zunino, R.
    [J]. EURASIP JOURNAL ON EMBEDDED SYSTEMS, 2008, (01)
  • [6] Fast modular multiplication and parallel algorithms in public-key cryptosystems
    Luo, P
    Dai, YQ
    [J]. DYNAMICS OF CONTINUOUS DISCRETE AND IMPULSIVE SYSTEMS-SERIES A-MATHEMATICAL ANALYSIS, 2004, 11 (5-6): : 675 - 689
  • [7] High-speed modular multiplication design for public-key cryptosystems
    Chen, Jun-Hong
    Lin, Wen-Ching
    Wu, Hao-Hsuan
    Shieh, Ming-Der
    [J]. PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 680 - 683
  • [8] An efficient CSA architecture for montgomery modular multiplication
    Zhang, Yuan-Yang
    Li, Zheng
    Yang, Lei
    Zhang, Shao-Wu
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 2007, 31 (07) : 456 - 459
  • [9] New systolic modular multiplication architecture for efficient Montgomery multiplication
    Choi, Se-Hyu
    Lee, Keon-Jik
    [J]. IEICE ELECTRONICS EXPRESS, 2015, 12 (02):
  • [10] Secure Systolic Architecture for Montgomery Modular Multiplication Algorithm
    Yang, Qi
    Hu, Xiaoting
    Qin, Zhongping
    [J]. 2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,