Polynomial Multiplication Architecture with Integrated Modular Reduction for R-LWE Cryptosystems

被引:0
|
作者
Xinmiao Zhang
Zheang Huai
Keshab K. Parhi
机构
[1] The Ohio State University,Dept. of Electrical and Computer Engineering
[2] University of Minnesota,Dept. of Electrical and Computer Engineering
来源
关键词
Homomorphic encryption; Karatsuba multiplication; Modular polynomial multiplication; Ring-learning with errors (R-LWE); Substructure sharing;
D O I
暂无
中图分类号
学科分类号
摘要
The ring-learning with errors (R-LWE) problem is the basic building block of many ciphers resisting quantum-computing attacks and homomorphic encryption enabling computations on encrypted data. The most critical operation in these schemes is modular multiplication of long polynomials with large coefficients. The polynomial multiplication complexity can be reduced by the Karatsuba formula. In this work, a new method is proposed to integrate modular reduction into the Karatsuba polynomial multiplication. Modular reduction is carried out on intermediate segment products instead of the final product so that more substructure sharing is enabled. Moreover, this paper develops a complete architecture for the modular polynomial multiplication. Computation scheduling optimizations are proposed to reduce the memory access and number of clock cycles needed. Taking advantage of the additional shareable substructures, the proposed scheme reduces the size of the memories, which account for the majority of the modular polynomial multiplier silicon area, by 20% and 12.5%, when the Karatsuba decomposition factor is 2 and 3, respectively, and achieves shorter latency compared to prior designs.
引用
收藏
页码:799 / 809
页数:10
相关论文
共 15 条
  • [11] Application of Polynomial-Type Filters to Integrated Navigation Systems with Modular Architecture
    Tupysev, V. A.
    Litvinenko, Yu. A.
    2019 26TH SAINT PETERSBURG INTERNATIONAL CONFERENCE ON INTEGRATED NAVIGATION SYSTEMS (ICINS), 2019,
  • [12] Montgomery reduction algorithm for modular multiplication using low-weight polynomial form integers
    Chung, Jaewook
    Hasan, M. Anwar
    18TH IEEE SYMPOSIUM ON COMPUTER ARITHMETIC, PROCEEDINGS, 2007, : 230 - +
  • [13] A High-Performance, Conflict-Free Memory-Access Architecture for Modular Polynomial Multiplication
    Cheng, Zeming
    Zhang, Bo
    Pedram, Massoud
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2024, 43 (02) : 492 - 505
  • [14] Coarsely Integrated Operand Scanning (CIOS) architecture for high-speed Montgomery modular multiplication
    McLoone, M
    McIvor, C
    McCanny, JV
    2004 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, 2004, : 185 - 191
  • [15] An algorithm and hardware architecture for integrated modular division and multiplication in GF(p) and GF(2n)
    Tawalbeh, LA
    Tenca, AF
    15TH IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, PROCEEDINGS, 2004, : 247 - 257