Linear transconductor with flipped voltage follower in 130 nm CMOS

被引：0
|
作者：
K. R. Ajayan
Navakanta Bhat
机构：
[1] Indian Institute of Science Bangalore,Electrical Communication Engineering Department
来源：
Analog Integrated Circuits and Signal Processing | 2010年 / 63卷
关键词：
CMOS analog circuits; Threshold voltage variability; Flipped voltage follower; Adaptive biasing; Linear transconductor;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
This paper presents a modified design method for linear transconductor circuit in 130 nm CMOS technology to improve linearity, robustness against process induced threshold voltage variability and reduce harmonic distortion. Source follower in the adaptively biased differential pair (ABDP) linear transconductor circuit is replaced with flipped voltage follower to improve the efficiency of the tail current source, which is connected to a conventional differential pair. The simulation results show the performance of the modified circuit also has better speed, noise performance and common mode rejection ratio compared to the ABDP circuit.
引用
收藏
页码：321 / 327
页数：6
相关论文
共 50 条
  • [21] CMOS transconductor with high linear range
    El Mourabit, A.
    Sbaa, M. H.
    Alaoui-Ismaili, Z.
    Lahjomri, F.
    2007 14TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-4, 2007, : 1131 - +
  • [22] Voltage Buffer Compensation using Flipped Voltage Follower in a Two-Stage CMOS Op-amp
    Pakala, Sri Harsh
    Manda, Mahender
    Surkanti, Punith R.
    Garimella, Annajirao
    Furth, Paul M.
    2015 IEEE 58TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2015,
  • [23] The flipped voltage follower-based low voltage fully differential CMOS sample-and-hold circuit
    Fayomi, Christian Jesus B.
    Ramirez-Angulo, Jamine
    Wirth, Gilson I.
    Matsuzawa, Akira
    PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 1716 - +
  • [24] Low-voltage low-power wideband CMOS current conveyors based on the flipped voltage follower
    Lopez-Martin, AJ
    Ramirez-Angulo, J
    Carvajal, RG
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I: ANALOG CIRCUITS AND SIGNAL PROCESSING, 2003, : 801 - 804
  • [25] Frequency compensation of two stage CMOS circuit using negative capacitance and flipped voltage follower
    Bansal, Urvashi
    Gupta, Maneesha
    Singh, Urvashi
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2017, 90 (01) : 175 - 188
  • [26] Frequency compensation of two stage CMOS circuit using negative capacitance and flipped voltage follower
    Urvashi Bansal
    Maneesha Gupta
    Urvashi Singh
    Analog Integrated Circuits and Signal Processing, 2017, 90 : 175 - 188
  • [27] FLIPPED VOLTAGE FOLLOWER ANALOG NONLINEAR CIRCUITS
    Sakul, Chaiwat
    Dejhan, Kobchai
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2012, 21 (03)
  • [28] Bulk-Driven Flipped Voltage Follower
    Haga, Yasutaka
    Kale, Izzet
    ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 2717 - 2720
  • [29] Low dropout voltage regulator using 130 nm CMOS technology
    Marufuzzaman M.
    Reaz M.B.I.
    Rahman L.F.
    Mustafa N.B.
    Farayez A.
    Rahman, Labonnah Farzana (khong@gmail.com), 1600, Korean Institute of Electrical and Electronic Material Engineers (18): : 257 - 260
  • [30] Flipped Voltage Follower ISFET Readout Circuits
    Thanapitak, Surachoke
    Sawigun, Chutham
    2016 5TH INTERNATIONAL SYMPOSIUM ON NEXT-GENERATION ELECTRONICS (ISNE), 2016,
12345