Linear transconductor with flipped voltage follower in 130 nm CMOS

被引：0
|
作者：
K. R. Ajayan
Navakanta Bhat
机构：
[1] Indian Institute of Science Bangalore,Electrical Communication Engineering Department
来源：
Analog Integrated Circuits and Signal Processing | 2010年 / 63卷
关键词：
CMOS analog circuits; Threshold voltage variability; Flipped voltage follower; Adaptive biasing; Linear transconductor;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
This paper presents a modified design method for linear transconductor circuit in 130 nm CMOS technology to improve linearity, robustness against process induced threshold voltage variability and reduce harmonic distortion. Source follower in the adaptively biased differential pair (ABDP) linear transconductor circuit is replaced with flipped voltage follower to improve the efficiency of the tail current source, which is connected to a conventional differential pair. The simulation results show the performance of the modified circuit also has better speed, noise performance and common mode rejection ratio compared to the ABDP circuit.
引用
收藏
页码：321 / 327
页数：6
相关论文
共 50 条
  • [31] A high-linear low-voltage CMOS tunable transconductor for VHF filtering
    Calvo, B.
    Celma, S.
    Sanz, M. T.
    Ramirez-Angulo, J.
    2006 13TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2006, : 86 - +
  • [32] Low-voltage CMOS triode transconductor with wide-range and linear tunability
    Zeki, A
    ELECTRONICS LETTERS, 1999, 35 (20) : 1685 - 1686
  • [33] High Linear Transconductor for Multiband CMOS Receiver
    Kuo, Ko-Chi
    Chen, Shan-Yu
    Tseng, Shih-Min
    2012 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2012, : 535 - 538
  • [34] LINEAR TRANSCONDUCTOR BASED ON CROSSCOUPLED CMOS PAIRS
    SZCZEPANSKI, S
    SCHAUMANN, R
    WU, P
    ELECTRONICS LETTERS, 1991, 27 (09) : 783 - 785
  • [35] An output-capacitor-less flipped voltage follower based low dropout regulator with improved buffer impedance attenuation in 45 nm CMOS technology
    Panigrahi, Antaryami
    Mathew, Agile
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2022, 155
  • [36] A Nested Miller Compensation with a large feed-forward transconductor for capacitor-less flipped voltage follower low dropout regulator
    Manikandan, P.
    Bindu, B.
    MICROELECTRONICS JOURNAL, 2022, 129
  • [37] Versatile CMOS and BiCMOS linear transconductor circuits
    López-Martín, AJ
    Carlosena, A
    Ramírez-Angulo, J
    42ND MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1999, : 1024 - 1027
  • [38] Low-voltage, high-speed CMOS analog latched voltage comparator using the "flipped voltage follower" as input stage
    Achigui, Hugues J.
    Fayomi, Christian
    Massicotte, Daniel
    Boukadoum, Mounir
    MICROELECTRONICS JOURNAL, 2011, 42 (05) : 785 - 789
  • [39] A four quadrant high-speed CMOS analog multiplier based on the flipped voltage follower cell
    Diaz-Sanchez, Alejandro
    Carlos Mateus-Ardila, Juan
    Zamora-Mejia, Gregorio
    Diaz-Armendariz, Alejandra
    Miguel Rocha-Perez, Jose
    Armando Moreno-Coria, Luis
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2021, 130
  • [40] Total Dose Effects on Voltage References in 130-nm CMOS Technology
    Colombo, Dalton Martini
    Rosseto, Allan
    Wirth, Gilson I.
    Bampi, Sergio
    Goncalez, Odair Lelis
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2018, 18 (01) : 27 - 36
12345