Design and characterization of the negative differential resistance circuits using the CMOS and BiCMOS process

被引:0
|
作者
Kwang-Jow Gan
Cher-Shiung Tsai
Dong-Shong Liang
机构
[1] National Chiayi University,Department of Electrical Engineering
[2] Kun Shan University,Department of Electronic Engineering and Nano Technology Research and Development Center
关键词
Negative-differential-resistance; Monostable–bistable transition logic element; CMOS; BiCMOS;
D O I
暂无
中图分类号
学科分类号
摘要
We investigate four novel negative-differential-resistance (NDR) circuits using the combination of the standard Si-based n-channel metal-oxide-semiconductor field-effect-transistor (NMOS) and SiGe-based heterojunction bipolar transistor (HBT). By suitably designing the parameters, we can obtain the Λ- or N-type current–voltage (I–V) curve. Especially, the peak current of the combined I–V curve could be easy adjusted by the external voltage. In application, we utilize the NDR circuit to design an inverter circuit based on the monostable–bistable transition logic element. The fabrication of these NDR circuits and applications could be completely implemented by the simple and standard Si-based CMOS or SiGe-based BiCMOS process without using the complex and expensive process such as metalorganic chemical vapor deposition (MOCVD) or molecular beam epitaxy (MBE).
引用
收藏
页码:63 / 68
页数:5
相关论文
共 50 条
  • [41] Frequency Divider Design Using the Λ-Type Negative-Differential-Resistance Circuit
    Liang, Dong-Shong
    Gan, Kwang-Jow
    Chun, Kuan-Yu
    53RD IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 969 - 972
  • [42] Bias Spectroscopy of Negative Differential Resistance in Ge Nanowire Cascode Circuits
    Behrle, Raphael
    den Hertog, Martien I.
    Lugstein, Alois
    Weber, Walter M.
    Sistani, Masiar
    IEEE 53RD EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, ESSDERC 2023, 2023, : 37 - 40
  • [43] Active nonlinear metamaterials loaded with negative differential resistance elements and circuits
    Barrett, John P.
    Cummer, Steven A.
    METAMATERIALS: FUNDAMENTALS AND APPLICATIONS V, 2012, 8455
  • [44] DESIGN OF SUBMICROMETER CMOS DIFFERENTIAL PASS-TRANSISTOR LOGIC-CIRCUITS
    PASTERNAK, JH
    SALAMA, CAT
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (09) : 1249 - 1258
  • [45] A new static differential design style for hybrid SET–CMOS logic circuits
    M. M. Abutaleb
    Journal of Computational Electronics, 2015, 14 : 329 - 340
  • [46] DESIGN AND IMPLEMENTATION OF TRISTABLES USING CMOS INTEGRATED-CIRCUITS
    MOUFTAH, HT
    IEE JOURNAL ON ELECTRONIC CIRCUITS AND SYSTEMS, 1978, 2 (02): : 61 - 62
  • [47] CHARACTERIZATION FOR NEGATIVE DIFFERENTIAL RESISTANCE IN SURFACE TUNNEL TRANSISTORS
    UEMURA, T
    IEICE TRANSACTIONS ON ELECTRONICS, 1994, E77C (09) : 1444 - 1449
  • [48] Negative Differential Resistance Circuit Design and Memory Applications
    Chen, Shu-Lu
    Griffin, Peter B.
    Plummer, James D.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2009, 56 (04) : 634 - 640
  • [49] An automated design system methodology and strategy for electrostatic discharge protection circuits in RF CMOS and BiCMOS silicon germanium technology
    Voldman, SH
    Strang, SE
    Jordan, D
    JOURNAL OF ELECTROSTATICS, 2003, 59 (3-4) : 257 - 283
  • [50] ESD Protection Design for High-Speed Circuits in Nanoscale CMOS Process
    Lin, Chun-Yu
    Chang, Rong-Kun
    2016 INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC), 2016,