Design and characterization of the negative differential resistance circuits using the CMOS and BiCMOS process

被引:0
|
作者
Kwang-Jow Gan
Cher-Shiung Tsai
Dong-Shong Liang
机构
[1] National Chiayi University,Department of Electrical Engineering
[2] Kun Shan University,Department of Electronic Engineering and Nano Technology Research and Development Center
关键词
Negative-differential-resistance; Monostable–bistable transition logic element; CMOS; BiCMOS;
D O I
暂无
中图分类号
学科分类号
摘要
We investigate four novel negative-differential-resistance (NDR) circuits using the combination of the standard Si-based n-channel metal-oxide-semiconductor field-effect-transistor (NMOS) and SiGe-based heterojunction bipolar transistor (HBT). By suitably designing the parameters, we can obtain the Λ- or N-type current–voltage (I–V) curve. Especially, the peak current of the combined I–V curve could be easy adjusted by the external voltage. In application, we utilize the NDR circuit to design an inverter circuit based on the monostable–bistable transition logic element. The fabrication of these NDR circuits and applications could be completely implemented by the simple and standard Si-based CMOS or SiGe-based BiCMOS process without using the complex and expensive process such as metalorganic chemical vapor deposition (MOCVD) or molecular beam epitaxy (MBE).
引用
收藏
页码:63 / 68
页数:5
相关论文
共 50 条
  • [22] Compact Models for Radiation Hardening by Design of SiGe BiCMOS, GaAs and SOI CMOS Microwave Circuits
    Sotskov, Denis, I
    Usachev, Nikolay A.
    Elesin, Vadim V.
    Metelkin, Igor O.
    Zhidkov, Nikita M.
    Nikiforov, Alexander Y.
    INTERNATIONAL SIBERIAN CONFERENCE ON CONTROL AND COMMUNICATIONS (SIBCON 2021 ), 2021,
  • [23] Fault characterizations and design-for-testability technique for detecting IDDQ faults in CMOS/BiCMOS circuits
    Raahemifar, K
    Ahmadi, M
    38TH DESIGN AUTOMATION CONFERENCE PROCEEDINGS 2001, 2001, : 313 - 316
  • [24] Fault characterizations and design-for-testability technique for detecting IDDQ faults in CMOS/BiCMOS circuits
    Raahemifar, K
    Ahmadi, M
    CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING 2001, VOLS I AND II, CONFERENCE PROCEEDINGS, 2001, : 1091 - 1098
  • [25] Novel Multiple-Valued Logic Design Using BiCMOS-Based Negative Differential Resistance Circuit Biased by Two Current Sources
    Gan, Kwang-Jow
    Liang, Dong-Shong
    Chen, Yan-Wun
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2010, E93D (08): : 2068 - 2072
  • [26] THE SDC CELL-A NOVEL DESIGN METHODOLOGY FOR HIGH-SPEED ARITHMETIC MODULES USING CMOS/BICMOS PRECHARGED CIRCUITS
    HAYASHI, T
    DOI, T
    ASAI, M
    ISHIBASHI, K
    SHUKURI, S
    WATANABE, A
    SUZUKI, M
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (02) : 403 - 409
  • [27] FAULT CHARACTERIZATION, TESTING CONSIDERATIONS, AND DESIGN FOR TESTABILITY OF BICMOS LOGIC-CIRCUITS
    SALAMA, AE
    ELMASRY, MI
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (06) : 944 - 947
  • [28] Novel Design of Multiple Negative-Differential Resistance (NDR) Device in a 32nm CMOS Technology using TCAD
    Shin, Sunhae
    Kim, Kyung Rok
    2013 18TH INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD 2013), 2013, : 316 - 319
  • [29] Physical Design, Implementatation and FFT analysis of multistage Differential Amplifiers Circuits using C5 Process for deep submicron CMOS
    Barsiya, Shreya
    Johari, Ayoush
    Changlani, Soni
    2017 INTERNATIONAL CONFERENCE ON RECENT INNOVATIONS IN SIGNAL PROCESSING AND EMBEDDED SYSTEMS (RISE), 2017, : 449 - 454
  • [30] An RIF CMOS differential negative resistance for Q-enhancement
    Madsen, P
    Larsen, T
    Mikkelsen, JH
    Lindof, JC
    2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 1256 - 1259