Reduced switches multilevel inverter integration with boost converters in photovoltaic system

被引:0
|
作者
Yatindra Gopal
Dinesh Birla
Mahendra Lalwani
机构
[1] Rajasthan Technical University,Department of Electrical Engineering
来源
SN Applied Sciences | 2020年 / 2卷
关键词
Reduced switch multilevel inverter (RS MLI); Maximum power point tracking (MPPT); Incremental conductance (IC); Genetic algorithm (GA); Total harmonic distortion (THD);
D O I
暂无
中图分类号
学科分类号
摘要
Multilevel inverters (MLIs) are developed to meet medium voltage and high power applications in flexible power systems. The conventional configuration of multilevel inverter requires more switches and has limitation to its wide range application. This paper reports the performed work on 1-phase 7-level reduced switch multilevel inverter (RS MLI) in photovoltaic (PV) system. RS MLI configuration integration with PV system which uses less number of switching components for specified number of voltage output levels as compared to that of conventional multilevel inverter topology. To performed enhanced operation of PV cells and maximize the solar energy extraction an incremental conductance based maximum power point tracking scheme is used. To improve the quality of RS MLI output parameters mainly total harmonic distortion and switching losses, selected harmonic elimination based genetic algorithm method is consider for control the gating pulse of PV based RS MLI. This work is performed using MATLAB/SIMULINK software.
引用
收藏
相关论文
共 50 条
  • [31] A New Multilevel Inverter Topology with Reduced Number of Power Switches
    Beigi, L. M. A.
    Azli, N. A.
    Khosravi, F.
    Najafi, E.
    Kaykhosravi, A.
    [J]. 2012 IEEE INTERNATIONAL CONFERENCE ON POWER AND ENERGY (PECON), 2012, : 55 - 59
  • [32] Simulation Analysis of New Multilevel Inverter with Reduced Number of Switches
    Dhivakar, K.
    Thiyagarajan, V
    [J]. 2018 4TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENERGY SYSTEMS (ICEES), 2018, : 443 - 448
  • [33] General topology for asymmetrical multilevel inverter with reduced number of switches
    Boora, Kamaldeep
    Kumar, Jagdish
    [J]. IET POWER ELECTRONICS, 2017, 10 (15) : 2034 - 2041
  • [34] Cascaded multilevel inverter with regeneration capability and reduced number of switches
    Lezana, Pablo
    Rodriguez, Jose
    Oyarzun, Diego A.
    [J]. IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2008, 55 (03) : 1059 - 1066
  • [35] Performance Investigation of Sub Multilevel Inverter with Reduced Number of Switches
    Sowjanya, Thaticharla
    Veerendranath, K.
    [J]. 2018 NATIONAL POWER ENGINEERING CONFERENCE (NPEC), 2018,
  • [36] A New Hybrid Asymmetric Multilevel Inverter with Reduced Number Of Switches
    Prabaharan, N.
    Palanisamy, K.
    [J]. 2016 IEEE INTERNATIONAL CONFERENCE ON POWER ELECTRONICS, DRIVES AND ENERGY SYSTEMS (PEDES), 2016,
  • [37] A Novel Nine-Level Boost Type Multilevel Inverter With Inductive Ability for Photovoltaic System
    Bana, Prabhat Ranjan
    Panda, Kaibalya Prasad
    Ray, Pravat Kumar
    Panda, Gayadhar
    [J]. 2020 IEEE INDUSTRY APPLICATIONS SOCIETY ANNUAL MEETING, 2020,
  • [38] Improved power quality for photovoltaic grid integration power system using an intelligent controller fed SL–SC boost converter supplied reduced switch cascade multilevel inverter
    I. Mahendravarman
    A. Ragavendiran
    S. A. Chithradevi
    [J]. Electrical Engineering, 2024, 106 : 419 - 441
  • [39] A high boost switched capacitor multilevel inverter with reduced components
    Roy, Tapas
    Debata, Sitakant
    Sadhu, Pradip Kumar
    [J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 2023,
  • [40] A high boost switched capacitor multilevel inverter with reduced components
    Roy, Tapas
    Debata, Sitakant
    Sadhu, Pradip Kumar
    [J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 2023,