Extended Synchronous Dataflow for Efficient DSP System Prototyping

被引:0
|
作者
Chanik Park
Jaewoong Jung
Soonhoi Ha
机构
[1] Seoul National University,School of Computer Science and Engineering
[2] Thinkware Systems Corporation,School of Computer Science and Engineering
[3] Seoul National University,undefined
来源
Design Automation for Embedded Systems | 2002年 / 6卷
关键词
Synchronous dataflow; global states; synchronous piggybacked dataflow; block reusability;
D O I
暂无
中图分类号
学科分类号
摘要
Though synchronous dataflow (SDF) graph has been a successful input specification language for digital signal processing (DSP) applications, lack of support for global states makes it unsuitable for multimedia signal processing applications that need global states for efficient implementation. In this paper, we propose synchronous piggybacked dataflow (SPDF), an extension of SDF model to accommodate global states without side effects. Global states are accessed by a special block that piggybacks the global state update request on data samples. Such an extension enlarges the domain of application where dataflow representation can be used for rapid system prototyping. The only penalty it incurs is scheduling complexity since the scheduler now considers control dependency as well as data dependency. We present the static analysis of the SPDF model and an implementation technique for memory efficient code synthesis. Finally, we show experimental results with a real life example, MPEG-audio decoder, to present the novelty and usefulness of our approach.
引用
收藏
页码:295 / 322
页数:27
相关论文
共 50 条
  • [41] Fast prototyping of a DSP core
    Fakhraie, SM
    Tehranipour, MH
    Movahedin, MR
    Nourani, M
    2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, CONFERENCE PROCEEDINGS, 2002, : 215 - 218
  • [42] Integrating the synchronous dataflow model with UML
    Green, P
    Essa, S
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, : 736 - 737
  • [43] Reduction Techniques for Synchronous Dataflow Graphs
    Geilen, Marc
    DAC: 2009 46TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2009, : 911 - 916
  • [44] SYNCHRONOUS DATAFLOW-BASED ARCHITECTURE
    SILC, J
    ROBIC, B
    MICROPROCESSING AND MICROPROGRAMMING, 1989, 27 (1-5): : 315 - 322
  • [45] Multithreaded Simulation for Synchronous Dataflow Graphs
    Hsu, Chia-Jui
    Pino, Jose Luis
    Bhattacharyya, Shuvra S.
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2011, 16 (03)
  • [46] Scheduling of Parallelized Synchronous Dataflow Actors
    Zhou, Zheng
    Desnos, Karol
    Pecat, Maxime
    Nezan, Jean-Francois
    Plishker, William
    Bhattacharyya, Shuvra S.
    INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP (SOC), 2013,
  • [47] Rapid prototyping of dataflow programs on hardware/software architectures
    Eisenring, M
    Teich, J
    Thiele, L
    PROCEEDINGS OF THE THIRTY-FIRST HAWAII INTERNATIONAL CONFERENCE ON SYSTEM SCIENCES, VOL VII: SOFTWARE TECHNOLOGY TRACK, 1998, : 187 - 196
  • [48] Fast Prototyping of A Photovoltaic System by Using DSP in MATLAB Simulation Loop
    Durbaba, Enes
    Akpinar, Eyup
    Balikci, Abdul
    Azizoglu, Buket Turan
    Kocamis, Ali Eren
    45TH ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY (IECON 2019), 2019, : 1768 - 1773
  • [49] Rapid prototyping of DSP systems via system interface module generation
    Famorzadeh, S
    Madisetti, VK
    1996 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, CONFERENCE PROCEEDINGS, VOLS 1-6, 1996, : 1256 - 1259
  • [50] DSP developer's kit expedites imaging and video system prototyping
    Bindra, A
    ELECTRONIC DESIGN, 2001, 49 (05) : 38 - 38