Extended Synchronous Dataflow for Efficient DSP System Prototyping

被引:0
|
作者
Chanik Park
Jaewoong Jung
Soonhoi Ha
机构
[1] Seoul National University,School of Computer Science and Engineering
[2] Thinkware Systems Corporation,School of Computer Science and Engineering
[3] Seoul National University,undefined
来源
Design Automation for Embedded Systems | 2002年 / 6卷
关键词
Synchronous dataflow; global states; synchronous piggybacked dataflow; block reusability;
D O I
暂无
中图分类号
学科分类号
摘要
Though synchronous dataflow (SDF) graph has been a successful input specification language for digital signal processing (DSP) applications, lack of support for global states makes it unsuitable for multimedia signal processing applications that need global states for efficient implementation. In this paper, we propose synchronous piggybacked dataflow (SPDF), an extension of SDF model to accommodate global states without side effects. Global states are accessed by a special block that piggybacks the global state update request on data samples. Such an extension enlarges the domain of application where dataflow representation can be used for rapid system prototyping. The only penalty it incurs is scheduling complexity since the scheduler now considers control dependency as well as data dependency. We present the static analysis of the SPDF model and an implementation technique for memory efficient code synthesis. Finally, we show experimental results with a real life example, MPEG-audio decoder, to present the novelty and usefulness of our approach.
引用
收藏
页码:295 / 322
页数:27
相关论文
共 50 条
  • [11] Efficient hardware controller synthesis for synchronous dataflow graph in system level design
    Jung, H
    Lee, K
    Ha, S
    13TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, PROCEEDINGS, 2000, : 79 - 84
  • [12] PREESM: A DATAFLOW-BASED RAPID PROTOTYPING FRAMEWORK FOR SIMPLIFYING MULTICORE DSP PROGRAMMING
    Pelcat, Maxime
    Desnos, Karol
    Heulot, Julien
    Guy, Clement
    Nezan, Jean-Francois
    Aridhi, Slaheddine
    2014 6TH EUROPEAN EMBEDDED DESIGN IN EDUCATION AND RESEARCH CONFERENCE (EDERC), 2014, : 36 - 40
  • [13] Efficient code synthesis from synchronous dataflow graphs
    Björklund, D
    Second ACM and IEEE International Conference on Formal Methods and Models for Co-Design, Proceedings, 2004, : 83 - 92
  • [14] DSP SYSTEM INTEGRATION AND PROTOTYPING WITH FPGAS
    ISOAHO, J
    PASANEN, J
    VAINIO, O
    TENHUNEN, H
    JOURNAL OF VLSI SIGNAL PROCESSING, 1993, 6 (02): : 155 - 172
  • [15] Efficient fixed-point refinement of DSP dataflow systems
    Nogues, Erwan
    Menard, Daniel
    PROCEEDINGS OF THE 2014 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS (SIPS 2014), 2014, : 310 - 315
  • [16] Efficient Pipelining of Synchronous Dataflow Graphs Via Graph Conversion
    Ma, Mingze
    Hou, Jian
    Xiang, Dongming
    Lin, Wang
    Ding, Zuohua
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2024, 43 (06) : 1704 - 1714
  • [17] A rapid control prototyping system based on DSP
    Fang, Zheng
    Zhang, Qi-Chun
    Qi, Yu-Cheng
    Dongbei Daxue Xuebao/Journal of Northeastern University, 2009, 30 (08): : 1069 - 1073
  • [18] Dynamic configuration of dataflow graph topology for DSP system design
    Ko, DI
    Bhattacharyya, SS
    2005 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS 1-5: SPEECH PROCESSING, 2005, : 69 - 72
  • [20] Dataflow transformations in high-level DSP system design
    Saha, Sankalita
    Puthenpurayil, Sebastian
    Bhattacharyya, Shuvra S.
    2006 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP PROCEEDINGS, 2006, : 131 - +