Exploring the Short-Channel Characteristics of Asymmetric Junctionless Double-Gate Silicon-on-Nothing MOSFET

被引：8

作者：

Saha P. ^{[1
]}

Banerjee P. ^{[1
]}

Dash D.K. ^{[1
]}

Sarkar S.K. ^{[1
]}

机构：

[1] Department of Electronics and Telecommunication Engineering, Jadavpur University, Kolkata

来源：

Journal of Materials Engineering and Performance | 2018年 / 27卷 / 06期

关键词：

asymmetric; DIBL; junctionless; Silicon-on-Nothing; subthreshold swing; threshold voltage roll-off;

D O I：

10.1007/s11665-018-3281-2

中图分类号：

学科分类号：

摘要：

This paper presents an analytical model of an asymmetric junctionless double-gate (asymmetric DGJL) silicon-on-nothing metal-oxide-semiconductor field-effect transistor (MOSFET). Solving the 2-D Poisson’s equation, the expressions for center potential and threshold voltage are calculated. In addition, the response of the device toward the various short-channel effects like hot carrier effect, drain-induced barrier lowering and threshold voltage roll-off has also been examined along with subthreshold swing and drain current characteristics. Performance analysis of the present model is also demonstrated by comparing its short-channel behavior with conventional DGJL MOSFET. The effect of variation of the device features due to the variation of device parameters is also studied. The simulated results obtained using 2D device simulator, namely ATLAS, are in good agreement with the analytical results, hence validating our derived model. © 2018, ASM International.

引用

页码：2708 / 2712

页数：4

共 50 条

[41] A DOPING DEPENDENT THRESHOLD VOLTAGE MODEL OF UNIFORMLY DOPED SHORT-CHANNEL SYMMETRIC DOUBLE-GATE (DG) MOSFET'S
Tiwari, P. K.
Dubey, S.
Jit, S.
JOURNAL OF NANO- AND ELECTRONIC PHYSICS, 2011, 3 (01) : 963 - 971
[42] CHARACTERISTICS OF SHORT-CHANNEL MOSFET WITH BURIED CHANNEL
STOEV, IG
DOKLADI NA BOLGARSKATA AKADEMIYA NA NAUKITE, 1985, 38 (07): : 855 - 857
[43] Quantum Transport in Silicon Double-Gate MOSFET
Lamba, V.
Engles, D.
Malik, S. S.
Verma, M.
2009 2ND INTERNATIONAL WORKSHOP ON ELECTRON DEVICES AND SEMICONDUCTOR TECHNOLOGY, 2009, : 55 - +
[44] Thickness modeling of short-channel cylindrical surrounding double-gate mosfet at strong inversion using depletion depth analysis
Dargar A.
Srivastava V.M.
Micro and Nanosystems, 2021, 13 (03): : 319 - 325
[45] A Compact Short-Channel Model for Symmetric Double-Gate TMDFET in Subthreshold Region
Gholipour, Morteza
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (08) : 3466 - 3469
[46] Compact subthreshold current and capacitance modeling of short-channel double-gate MOSFETs
Monga, U.
Borli, H.
Fjeldly, T. A.
MATHEMATICAL AND COMPUTER MODELLING, 2010, 51 (7-8) : 901 - 907
[47] Grooved-gate silicon-on-nothing (SON) MOSFET: evidence for suppressing SCEs
Mishra, Sikha
Mohanty, Soumya S.
Bhol, Subhashree
Mishra, Guru Prasad
NANOMATERIALS AND ENERGY, 2019, 8 (02) : 159 - 166
[48] A Short Channel Double-Gate Junctionless Transistor Model Including the Dynamic Channel Boundary Effect
Xiao, Ying
Lin, Xinnan
Lou, Haijun
Zhang, Baili
Zhang, Lining
Chan, Mansun
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (12) : 4661 - 4667
[49] Physical Mechanisms of Short-Channel Effects of Lateral Double-Gate Tunnel FET
Mori, Yoshiaki
Sato, Shingo
Omura, Yasuhisa
Mallik, Abhijit
2017 IEEE INTERNATIONAL MEETING FOR FUTURE OF ELECTRON DEVICES, KANSAI (IMFEDK), 2017, : 34 - 35
[50] Physical compact model for threshold voltage in short-channel double-gate devices
Kim, K
Fossum, JG
Chuang, CT
2003 IEEE INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, 2003, : 223 - 226

← 1 2 3 4 5 →