Exploring the Short-Channel Characteristics of Asymmetric Junctionless Double-Gate Silicon-on-Nothing MOSFET

被引：8
|
作者：
Saha P. [1 ]
Banerjee P. [1 ]
Dash D.K. [1 ]
Sarkar S.K. [1 ]
机构：
[1] Department of Electronics and Telecommunication Engineering, Jadavpur University, Kolkata
来源：
Journal of Materials Engineering and Performance | 2018年 / 27卷 / 06期
关键词：
asymmetric; DIBL; junctionless; Silicon-on-Nothing; subthreshold swing; threshold voltage roll-off;
D O I：
10.1007/s11665-018-3281-2
中图分类号：
学科分类号：
摘要：
This paper presents an analytical model of an asymmetric junctionless double-gate (asymmetric DGJL) silicon-on-nothing metal-oxide-semiconductor field-effect transistor (MOSFET). Solving the 2-D Poisson’s equation, the expressions for center potential and threshold voltage are calculated. In addition, the response of the device toward the various short-channel effects like hot carrier effect, drain-induced barrier lowering and threshold voltage roll-off has also been examined along with subthreshold swing and drain current characteristics. Performance analysis of the present model is also demonstrated by comparing its short-channel behavior with conventional DGJL MOSFET. The effect of variation of the device features due to the variation of device parameters is also studied. The simulated results obtained using 2D device simulator, namely ATLAS, are in good agreement with the analytical results, hence validating our derived model. © 2018, ASM International.
引用
收藏
页码：2708 / 2712
页数：4
相关论文
共 50 条
  • [1] A Nano junctionless Double-Gate MOSFET by Using the Charge Plasma Concept to Improve Short-Channel Effects and Frequency Characteristics
    Zeinab Ramezani
    Ali A. Orouji
    S. Amir Ghoreishi
    I. S. Amiri
    Journal of Electronic Materials, 2019, 48 : 7487 - 7494
  • [2] A Nano junctionless Double-Gate MOSFET by Using the Charge Plasma Concept to Improve Short-Channel Effects and Frequency Characteristics
    Ramezani, Zeinab
    Orouji, Ali A.
    Ghoreishi, S. Amir
    Amiri, I. S.
    JOURNAL OF ELECTRONIC MATERIALS, 2019, 48 (11) : 7487 - 7494
  • [3] A RIGOROUS ANALYTICAL MODEL FOR SHORT-CHANNEL JUNCTIONLESS DOUBLE-GATE MOSFETS
    Jiang, Chunsheng
    Liang, Renrong
    Wang, Jing
    Xu, Jun
    2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,
  • [4] Double-gate junctionless transistor model including short-channel effects
    Paz, B. C.
    Avila-Herrera, F.
    Cerdeira, A.
    Pavanello, M. A.
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2015, 30 (05) : 1 - 11
  • [5] Compact model for short-channel symmetric double-gate junctionless transistors
    Avila-Herrera, F.
    Cerdeira, A.
    Paz, B. C.
    Estrada, M.
    Iniguez, B.
    Pavanello, M. A.
    SOLID-STATE ELECTRONICS, 2015, 111 : 196 - 203
  • [6] Compact Subthreshold Current Modeling of Short-Channel Nanoscale Double-Gate MOSFET
    Monga, Udit
    Fjeldly, Tor A.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2009, 56 (07) : 1533 - 1537
  • [7] A Short-Channel Common Double-Gate MOSFET Model Adapted to Gate Oxide Thickness Asymmetry
    Sharan, Neha
    Mahapatra, Santanu
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (08) : 2732 - 2737
  • [8] Quantum short-channel compact modelling of drain-current in double-gate MOSFET
    Munteanu, Damela
    Autran, Jean-Luc
    Loussier, Xavier
    Harrison, Samuel
    Cerutti, Robin
    Skotnicki, Thomas
    SOLID-STATE ELECTRONICS, 2006, 50 (04) : 680 - 686
  • [9] Quantum short-channel compact modeling of drain-current in double-gate MOSFET
    Munteanu, D
    Autran, JL
    Loussier, X
    Harrison, S
    Cerutti, R
    Skotnicki, T
    PROCEEDINGS OF ESSDERC 2005: 35TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2005, : 137 - 140
  • [10] An Analytic Potential and Threshold Voltage Model for Short-Channel Symmetric Double-Gate MOSFET
    Yadav, Vimal Kumar Singh
    Baruah, Ratul Kr
    18TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST, 2014,
12345