Hardware Generation of Random Single Input Change Test Sequences

被引：0

作者：

R. David

P. Girard

C. Landrault

S. Pravossoudovitch

A. Virazel

机构：

[1] Laboratoire d'Automatique de Grenoble (INPG-CNRS-UJF),Laboratoire d'Informatique, de Robotique et de Microélectronique de Montpellier

[2] CNRS/Université Montpellier II,undefined

来源：

Journal of Electronic Testing | 2002年 / 18卷

关键词：

random testing; hardware; generation; test sequence; single input change;

D O I：

暂无

中图分类号：

学科分类号：

摘要：

The combination of higher quality requirements and sensitivity of high performance circuits to delay defects has led to an increasing emphasis on delay testing of VLSI circuits. As delay testing using external testers requires expensive ATE, built-in self test (BIST) is an alternative technique that can significantly reduce the test cost.

引用

页码：145 / 157

页数：12

共 50 条

[1] On hardware generation of random Single Input Change test sequences
David, R
Girard, P
Landrault, C
Pravossoudovitch, S
Virazel, A
ETW 2001: IEEE EUROPEAN TEST WORKSHOP, PROCEEDINGS, 2001, : 117 - 123
[2] Hardware generation of random single input change test sequences
David, R
Girard, P
Landrault, C
Pravossoudovitch, S
Virazel, A
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2002, 18 (02): : 145 - 157
[3] Generation of Single Input Change Test Sequences for Conformance Test of Programmable Logic Controllers
Provost, Julien
Roussel, Jean-Marc
Faure, Jean-Marc
IEEE TRANSACTIONS ON INDUSTRIAL INFORMATICS, 2014, 10 (03) : 1696 - 1704
[4] Hardware accelerated constrained random test generation
Pal, B.
Sinha, A.
Dasgupta, P.
Chakrabarti, P. P.
De, K.
IET COMPUTERS AND DIGITAL TECHNIQUES, 2007, 1 (04): : 423 - 433
[5] An Implementation of Random Single Input Change Technique for Low-Power Test
Wang Yi
Fu Xing-hua
Wang Dai-qiang
2008 2ND INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY AND IDENTIFICATION, 2008, : 352 - +
[6] Random Test Generation With Input Cube Avoidance
Pomeranz, Irith
Reddy, Sudhakar A.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2009, 17 (01) : 45 - 54
[7] Algorithm and Hardware Implementation for Generation of Low Power SIC Test Sequences
Cao, Bei
Wen, Dianzhong
Li, Zhiyuan
Zhang, Yichao
Cao, Bei
2015 FIFTH INTERNATIONAL CONFERENCE ON INSTRUMENTATION AND MEASUREMENT, COMPUTER, COMMUNICATION AND CONTROL (IMCCC), 2015, : 881 - 884
[8] Dynamic Test Compaction for a Random Test Generation Procedure with Input Cube Avoidance
Pomeranz, Irith
Reddy, Sudhakar M.
PROCEEDINGS OF THE ASP-DAC 2009: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2009, 2009, : 672 - +
[9] Primary input vectors to avoid in random test sequences for synchronous sequential circuits
Pomeranz, Irith
Reddy, Sudhakar M.
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, 27 (01) : 193 - 197
[10] A single input change test pattern generator for sequential circuits
Liang, Feng
Lei, ShaoChong
Shao, ZhiBiao
IEICE TRANSACTIONS ON ELECTRONICS, 2008, E91C (08) : 1365 - 1370

← 1 2 3 4 5 →