Continuous-time delta-sigma modulator using vector filter in feedback path to reduce effect of clock jitter and excess loop delay

被引:0
|
作者
Yuki Kimura
Akira Yasuda
Michitaka Yoshino
机构
[1] University of Hosei,Engineering Research Course
[2] University of Hosei,Faculty of Science and Engineering
关键词
Analog-to-digital converter (ADC); Continuous-time delta-sigma modulator (CTDSM); Vector filter; Clock jitter; Excess loop delay;
D O I
暂无
中图分类号
学科分类号
摘要
In this paper, we propose a novel delta-sigma modulator (DSM) that reduces the effects of clock jitter and excess loop delay by using a vector filter in the feedback path. The vector filter divides the input signal into a high-frequency part and a low-frequency part. The low-pass signal is placed in the path to the first-stage digital-to-analog converter for reducing the effects of the clock jitter, and the high-pass signal is placed in the feedback path to the last integrator in order to compensate for the excess loop delay. The DSM using the vector filter in the feedback path (DSM-VF) is verified using MATLAB/Simulink. Further, a clock jitter (0.1 %) in DSM-VF leads to an improvement in the signal-to-noise-ratio (SNR) to 22.5 dB as compared to the SNR of a conventional CTDSM. Moreover, the SNR deterioration caused by the excess loop delay is improved.
引用
收藏
页码:279 / 286
页数:7
相关论文
共 50 条
  • [31] Analysis of Clock Jitter in Continuous-Time Sigma-Delta Modulators
    Vasudevan, Vinita
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2009, 56 (03) : 519 - 528
  • [32] Continuous-Time Incremental Delta-Sigma Modulators With FIR Feedback
    Pavan, Shanthi
    Halder, Tanmay
    Kannan, Anand
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2021, 68 (08) : 3222 - 3231
  • [33] Clock-jitter reduction techniques in continuous time delta-sigma modulators
    Zare-Hoseini, Hashem
    Kale, Izzet
    2006 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PAPERS, 2006, : 117 - 118
  • [34] A Continuous-Time Delta-Sigma Modulator for Biomedical Ultrasound Beamformer Using Digital ELD Compensation and FIR Feedback
    Zhang, Yi
    Chen, Chia-Hung
    He, Tao
    Temes, Gabor C.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2015, 62 (07) : 1689 - 1698
  • [35] A GNSS Receiver Using Band-pass Continuous-time Delta-sigma Modulator
    Ben Arfi, Anis
    Ghannouchi, Fadhel M.
    Barrak, Rim
    Rebai, Chiheb
    PROCEEDINGS OF 2014 MEDITERRANEAN MICROWAVE SYMPOSIUM (MMS2014), 2014, : 439 - 443
  • [36] A Continuous-time Sigma-delta Modulator with Clock Jitter Tolerant Self-resetting Return-to-zero Feedback DAC
    Jeong, Donghyeok
    Noh, Jinho
    Lee, Jisoo
    Yoo, Changsik
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2018, 18 (04) : 468 - 474
  • [37] General Analysis of Feedback DAC's Clock Jitter in Continuous-Time Sigma-Delta Modulators
    Edward, Alexander
    Silva-Martinez, Jose
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2014, 61 (07) : 506 - 510
  • [38] Improved Chopping in Continuous-Time Delta-Sigma Converters Using FIR Feedback and N-Path Techniques
    Pavan, Shanthi
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2018, 65 (05) : 552 - 556
  • [39] A 200-MHz continuous-time CMOS delta-sigma modulator featuring nonlinear feedback control
    Zourntos, T
    PROCEEDINGS OF THE IEEE 2003 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2003, : 135 - 138
  • [40] Excess loop delay effects in continuous-time quadrature bandpass sigma-delta modulators
    Henkel, F
    Langmann, U
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I: ANALOG CIRCUITS AND SIGNAL PROCESSING, 2003, : 1029 - 1032