Continuous-time delta-sigma modulator using vector filter in feedback path to reduce effect of clock jitter and excess loop delay

被引:0
|
作者
Yuki Kimura
Akira Yasuda
Michitaka Yoshino
机构
[1] University of Hosei,Engineering Research Course
[2] University of Hosei,Faculty of Science and Engineering
关键词
Analog-to-digital converter (ADC); Continuous-time delta-sigma modulator (CTDSM); Vector filter; Clock jitter; Excess loop delay;
D O I
暂无
中图分类号
学科分类号
摘要
In this paper, we propose a novel delta-sigma modulator (DSM) that reduces the effects of clock jitter and excess loop delay by using a vector filter in the feedback path. The vector filter divides the input signal into a high-frequency part and a low-frequency part. The low-pass signal is placed in the path to the first-stage digital-to-analog converter for reducing the effects of the clock jitter, and the high-pass signal is placed in the feedback path to the last integrator in order to compensate for the excess loop delay. The DSM using the vector filter in the feedback path (DSM-VF) is verified using MATLAB/Simulink. Further, a clock jitter (0.1 %) in DSM-VF leads to an improvement in the signal-to-noise-ratio (SNR) to 22.5 dB as compared to the SNR of a conventional CTDSM. Moreover, the SNR deterioration caused by the excess loop delay is improved.
引用
收藏
页码:279 / 286
页数:7
相关论文
共 50 条
  • [21] Digital excess loop delay compensation technique with embedded truncator for continuous-time delta-sigma modulators
    He, Tao
    Zhang, Yi
    Temes, Gabor C.
    ELECTRONICS LETTERS, 2016, 52 (01) : 20 - 21
  • [22] A study of excess loop delay in tunable continuous-time bandpass delta-sigma modulators using RC-resonators
    Afifi, M.
    Manoli, Y.
    Keller, M.
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2014, 79 (03) : 555 - 568
  • [23] Continuous-Time Delta-Sigma Modulator Design Using the Method of Moments
    Pavan, Shanthi
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2014, 61 (06) : 1629 - 1637
  • [24] A FEEDBACK-SIGNAL SHAPING TECHNIQUE FOR MULTI-LEVEL CONTINUOUS-TIME DELTA-SIGMA MODULATORS WITH CLOCK JITTER
    Tanihata, Mitsuhiro
    Waho, Takao
    ISMVL 2006: 36TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, 2006, : 122 - 126
  • [25] A single-bit continuous-time delta-sigma modulator using clock-jitter and inter-symbol-interference suppression technique
    Sabouhi, Vahid
    Aghdam, Esmaeil Najafi
    Saeedi, Saeed
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2017, 45 (01) : 63 - 82
  • [26] A Continuous-Time Delta-Sigma Modulator for RF Subsampling Receivers
    Ucar, Alper
    Cetin, Ediz
    Kale, Izzet
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2012, 59 (05) : 272 - 276
  • [27] Continuous-time, frequency translating, bandpass delta-sigma modulator
    Pulincherry, A
    Hufford, M
    Naviasky, E
    Moon, UK
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I: ANALOG CIRCUITS AND SIGNAL PROCESSING, 2003, : 1013 - 1016
  • [28] Continuous-Time Delta-Sigma Modulator with Time Domain Noise Coupling
    Han, Changsok
    Maghari, Nima
    2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2019,
  • [29] A Comparator with Reduced Regeneration Time for Continuous-Time Delta-Sigma Modulator
    Song, Hi Yuen
    Kang, So Young
    Kang, Dongmin
    Choi, Hyunseok
    Oh, Inn Yeal
    Park, Chul Soon
    2013 ASIA-PACIFIC MICROWAVE CONFERENCE PROCEEDINGS (APMC 2013), 2013, : 760 - 762
  • [30] Jitter Compensation Technique for Continuous-Time Sigma-Delta Modulator
    Chen, Zong-Yi
    Hung, Chung-Chih
    2014 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2014, : 423 - 426