A Continuous-Time Delta-Sigma Modulator for Biomedical Ultrasound Beamformer Using Digital ELD Compensation and FIR Feedback

被引:21
|
作者
Zhang, Yi [1 ]
Chen, Chia-Hung [1 ]
He, Tao [1 ]
Temes, Gabor C. [1 ]
机构
[1] Oregon State Univ, Sch Elect Engn & Comp Sci, Corvallis, OR 97331 USA
关键词
Continuous-time Delta Sigma modulator; digital excess loop delay compensation; FIR feedback DAC; ultrasound beamformer; EXCESS LOOP DELAY; DB; BW;
D O I
10.1109/TCSI.2015.2434100
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents the design of a continuous-time Delta Sigma modulator (CTDSM) to be used in an ultrasound beamformer for biomedical imaging. To achieve better resolution, the prototype modulator operates at 1.2 GHz. It incorporates a digital excess loop delay (ELD) compensation to replace the active adder in front of the internal quantizer. A digitally controlled reference-switching matrix, combined with the data-weighted averaging (DWA) technique, results in a delay-free feedback path. A multi-bit FIR feedback DAC, along with its compensation path, is used to achieve lower clock jitter sensitivity and better loop filter linearity. The modulator achieves 79.4 dB dynamic range, 77.3 dB SNR, and 74.3 dB SNDR over a 15 MHz signal bandwidth. Fabricated in a 65 nm CMOS process, the core modulator occupies an area of only 0.16 mm(2) and dissipates 6.96 mW from a 1 V supply. A 58.6 fJ/conversion-step figure of merit is achieved.
引用
收藏
页码:1689 / 1698
页数:10
相关论文
共 50 条
  • [1] A Continuous-Time Delta-Sigma Modulator Using Feedback Resistors
    Lin, Yung-Chou
    Hsieh, Wen-Hung
    Hung, Chung-Chih
    2009 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM, 2009, : 243 - 246
  • [2] A Continuous-Time Delta-Sigma Modulator with Self-ELD Compensated Quantizer
    Han, Changsok
    Kim, Taewook
    Maghari, Nima
    2018 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2018,
  • [3] Continuous-Time Incremental Delta-Sigma Modulators With FIR Feedback
    Pavan, Shanthi
    Halder, Tanmay
    Kannan, Anand
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2021, 68 (08) : 3222 - 3231
  • [4] Continuous-Time Delta-Sigma Modulators With Time-Interleaved FIR Feedback
    Jain, Ankesh
    Pavan, Shanthi
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2018, 65 (02) : 434 - 443
  • [5] A Continuous-Time Delta-Sigma Modulator Using ELD-Compensation-Embedded SAB and DWA-Inherent Time-Domain Quantizer
    Weng, Chan-Hsiang
    Wei, Tzu-An
    Alpman, Erkan
    Fu, Chang-Tsung
    Lin, Tsung-Hsien
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2016, 51 (05) : 1235 - 1245
  • [6] Continuous-Time Delta-Sigma Modulator Design Using the Method of Moments
    Pavan, Shanthi
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2014, 61 (06) : 1629 - 1637
  • [7] DAC compensation for continuous-time delta-sigma modulators
    Tiew, KT
    Chen, Y
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 3680 - 3683
  • [8] Finite-Impulse-Response (FIR) Feedback in Continuous-Time Delta-Sigma Converters
    Pavan, Shanthi
    2018 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2018,
  • [9] A Continuous-Time Delta-Sigma Modulator for RF Subsampling Receivers
    Ucar, Alper
    Cetin, Ediz
    Kale, Izzet
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2012, 59 (05) : 272 - 276
  • [10] Continuous-time, frequency translating, bandpass delta-sigma modulator
    Pulincherry, A
    Hufford, M
    Naviasky, E
    Moon, UK
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I: ANALOG CIRCUITS AND SIGNAL PROCESSING, 2003, : 1013 - 1016