Finite-Impulse-Response (FIR) Feedback in Continuous-Time Delta-Sigma Converters

被引:0
|
作者
Pavan, Shanthi [1 ]
机构
[1] Indian Inst Technol, Madras, Tamil Nadu, India
关键词
CLOCK JITTER; MODULATOR; COMPENSATION; DESIGN; ADC;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Finite-impulse-response (FIR) feedback was originally introduced as a way to address the problem of loop-filter nonlinearity and clock jitter in continuous-time delta-sigma modulators. It turns out that FIR feedback has other benefits it reduces the effect of the quantizer's data-dependent jitter and enables the use of chopping "for free". It is an architectural technique that combines the benefits of single-bit and multibit operation, and has proven itself to be robust and scalable, applicable to Delta Sigma data converters targeting a variety of specifications, and across process nodes. This paper reviews the key challenges encountered in the design of high performance delta-sigma data converters, and describes the role of FIR feedback in addressing these challenges. The prospect of using FIR feedback to achieve wide bandwidths is examined, and promising directions are reviewed.
引用
收藏
页数:8
相关论文
共 50 条
  • [1] Continuous-Time Incremental Delta-Sigma Modulators With FIR Feedback
    Pavan, Shanthi
    Halder, Tanmay
    Kannan, Anand
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2021, 68 (08) : 3222 - 3231
  • [2] Continuous-Time Delta-Sigma Modulators With Time-Interleaved FIR Feedback
    Jain, Ankesh
    Pavan, Shanthi
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2018, 65 (02) : 434 - 443
  • [3] Improved Chopping in Continuous-Time Delta-Sigma Converters Using FIR Feedback and N-Path Techniques
    Pavan, Shanthi
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2018, 65 (05) : 552 - 556
  • [4] Fundamentals of Continuous-Time ADCs: Part Two: Continuous-Time Delta-Sigma Converters
    Pavan, Shanthi
    IEEE Solid-State Circuits Magazine, 2024, 16 (04): : 76 - 82
  • [5] DASP Implementation of Continuous-Time, Finite-Impulse-Response Systems
    Tarczynski, Andrzej
    Darawsheh, Hikmat Y.
    28TH EUROPEAN SIGNAL PROCESSING CONFERENCE (EUSIPCO 2020), 2021, : 2244 - 2248
  • [6] A Continuous-Time Delta-Sigma Modulator Using Feedback Resistors
    Lin, Yung-Chou
    Hsieh, Wen-Hung
    Hung, Chung-Chih
    2009 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM, 2009, : 243 - 246
  • [7] Design Considerations for Power Efficient Continuous-time Delta-Sigma Converters
    Pavan, Shanthi
    2016 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2016, : 369 - 374
  • [8] Analysis and Design of Continuous-Time Delta-Sigma Converters Incorporating Chopping
    Billa, Sujith
    Sukumaran, Amrith
    Pavan, Shanthi
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2017, 52 (09) : 2350 - 2361
  • [9] FIR Feedback in Continuous-Time Incremental Sigma-Delta ADCs
    Mohamed, Ayman
    Sakr, Ayman
    Anders, Jens
    2019 17TH IEEE INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2019,
  • [10] Digital Background Calibration in Continuous-time Delta-Sigma Analog to Digital Converters
    Tan, Siyu
    Miao, Yun
    Palm, Mattias
    Rodrigues, Joachim
    Andreani, Pietro
    2015 NORDIC CIRCUITS AND SYSTEMS CONFERENCE (NORCAS) - NORCHIP & INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP (SOC), 2015,