Analysis and Design of Continuous-Time Delta-Sigma Converters Incorporating Chopping

被引:71
|
作者
Billa, Sujith [1 ]
Sukumaran, Amrith [1 ,2 ]
Pavan, Shanthi [1 ]
机构
[1] IIT Madras, Madras 600036, Tamil Nadu, India
[2] Texas Instruments India Ltd, Bengaluru 560093, India
关键词
Active-RC; audio; chopping; delta-sigma; feedforward; integrator; linear periodically time-varying (LPTV); oversampled; time varying; MODULATOR;
D O I
10.1109/JSSC.2017.2717937
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Chopping the operational transconductance amplifier (OTA) of the input integrator in a CT Delta Sigma M is a traditional and effective way of addressing flicker noise in such modulators. Unfortunately, chopping leads to aliasing of shaped quantization noise into the signal band and degrades performance. We analyze the mechanisms of shaped-noise aliasing in OTA-RC integrators that use two-stage feedforward-compensated OTAs, and show that aliasing can be largely mitigated by using an finite impulse response feedback digital-to-analog converter with its zeros placed at multiples of twice the chopping frequency. The theory is borne out by measurement results from a single-bit CT Delta Sigma M, which achieves a peak SNDR of 98.5 dB in a 24-kHz bandwidth while consuming only 280 mu W from a 1.8-V supply. Realized in a 180-nm CMOS technology, it achieves a 1/f noise corner of about 3 Hz when chopped at f(s)/24.
引用
收藏
页码:2350 / 2361
页数:12
相关论文
共 50 条
  • [1] Design Considerations for Power Efficient Continuous-time Delta-Sigma Converters
    Pavan, Shanthi
    2016 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2016, : 369 - 374
  • [2] Unified Analysis, Modeling, and Simulation of Chopping Artifacts in Continuous-time Delta-Sigma Modulators
    Theertham, Raviteja
    Pavan, Shanthi
    2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
  • [3] Unified Analysis, Modeling, and Simulation of Chopping Artifacts in Continuous-Time Delta-Sigma Modulators
    Theertham, Raviteja
    Pavan, Shanthi
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2019, 66 (08) : 2831 - 2842
  • [4] Fundamentals of Continuous-Time ADCs: Part Two: Continuous-Time Delta-Sigma Converters
    Pavan, Shanthi
    IEEE Solid-State Circuits Magazine, 2024, 16 (04): : 76 - 82
  • [5] Improved Chopping in Continuous-Time Delta-Sigma Converters Using FIR Feedback and N-Path Techniques
    Pavan, Shanthi
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2018, 65 (05) : 552 - 556
  • [6] Optimal design methodology for high-order continuous-time wideband delta-sigma converters
    Ke, Yi
    Radiom, Soheil
    Rezaee, HamidReza
    Vandenbosch, Guy
    Craninckx, Jan
    Gielen, Georges
    2007 14TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-4, 2007, : 743 - +
  • [7] Chopping in Continuous-Time Sigma-Delta Modulators
    Jiang, Hui
    Gonen, Burak
    Makinwa, Kofi A. A.
    Nihitanov, Stoyan
    2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2017, : 2599 - 2602
  • [8] Digital Background Calibration in Continuous-time Delta-Sigma Analog to Digital Converters
    Tan, Siyu
    Miao, Yun
    Palm, Mattias
    Rodrigues, Joachim
    Andreani, Pietro
    2015 NORDIC CIRCUITS AND SYSTEMS CONFERENCE (NORCAS) - NORCHIP & INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP (SOC), 2015,
  • [9] Continuous-Time Delta-Sigma Modulator Design Using the Method of Moments
    Pavan, Shanthi
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2014, 61 (06) : 1629 - 1637
  • [10] Design of hybrid continuous-time discrete-time Delta-Sigma modulators
    Kwan, Hing-Kit
    Lui, Siu-Hong
    Lei, Chi-Un
    Liu, Yansong
    Wong, Ngai
    Ho, Ka-Leung
    PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 1224 - 1227