Analysis and Design of Continuous-Time Delta-Sigma Converters Incorporating Chopping

被引:71
|
作者
Billa, Sujith [1 ]
Sukumaran, Amrith [1 ,2 ]
Pavan, Shanthi [1 ]
机构
[1] IIT Madras, Madras 600036, Tamil Nadu, India
[2] Texas Instruments India Ltd, Bengaluru 560093, India
关键词
Active-RC; audio; chopping; delta-sigma; feedforward; integrator; linear periodically time-varying (LPTV); oversampled; time varying; MODULATOR;
D O I
10.1109/JSSC.2017.2717937
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Chopping the operational transconductance amplifier (OTA) of the input integrator in a CT Delta Sigma M is a traditional and effective way of addressing flicker noise in such modulators. Unfortunately, chopping leads to aliasing of shaped quantization noise into the signal band and degrades performance. We analyze the mechanisms of shaped-noise aliasing in OTA-RC integrators that use two-stage feedforward-compensated OTAs, and show that aliasing can be largely mitigated by using an finite impulse response feedback digital-to-analog converter with its zeros placed at multiples of twice the chopping frequency. The theory is borne out by measurement results from a single-bit CT Delta Sigma M, which achieves a peak SNDR of 98.5 dB in a 24-kHz bandwidth while consuming only 280 mu W from a 1.8-V supply. Realized in a 180-nm CMOS technology, it achieves a 1/f noise corner of about 3 Hz when chopped at f(s)/24.
引用
收藏
页码:2350 / 2361
页数:12
相关论文
共 50 条
  • [41] A continuous-time delta-sigma ADC with integrated digital background calibration
    Tan, Siyu
    Miao, Yun
    Palm, Mattias
    Rodrigues, Joachim Neves
    Andreani, Pietro
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2016, 89 (02) : 273 - 282
  • [42] A continuous-time delta-sigma ADC with integrated digital background calibration
    Siyu Tan
    Yun Miao
    Mattias Palm
    Joachim Neves Rodrigues
    Pietro Andreani
    Analog Integrated Circuits and Signal Processing, 2016, 89 : 273 - 282
  • [43] Clock jitter and quantizer metastability in continuous-time delta-sigma modulators
    Cherry, James A.
    Martin Snelgrove, W.
    IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1999, 46 (06): : 661 - 676
  • [44] Advances in High-Speed Continuous-Time Delta-Sigma Modulators
    Caldwell, Trevor
    Alldred, David
    Schreier, Richard
    Shibata, Hajime
    Dong, Yunzhi
    2014 IEEE PROCEEDINGS OF THE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2014,
  • [45] Study of Quantizer-Bandwidth in Continuous-Time Delta-Sigma Modulators
    Han, Changsok
    Kim, Taewook
    Xu, Xiaodong
    Maghari, Nima
    2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2019,
  • [46] Clock jitter and quantizer metastability in continuous-time delta-sigma modulators
    Cherry, JA
    Snelgrove, WM
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 1999, 46 (06) : 661 - 676
  • [47] Wideband Continuous-Time Multi-Bit Delta-Sigma ADCs
    Silva-Martinez, J.
    Lu, C-Y
    Onabajo, M.
    Silva-Rivas, F.
    Dhanasekaran, V.
    Gambhir, M.
    ANALOG CIRCUIT DESIGN: ROBUST DESIGN, SIGMA DELTA CONVERTERS, RFID, 2011, : 203 - 226
  • [48] Wideband Continuous-Time MASH Delta-Sigma Modulators: A Tutorial Review
    Qi, Liang
    Liu, Yuekai
    Sin, Sai-Weng
    Xing, Xinpeng
    Wang, Guoxing
    Ortmanns, Maurits
    Martins, Rui P.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2022, 69 (06) : 2623 - 2628
  • [49] Continuous-Time Delta-Sigma Modulators Based on Passive RC Integrators
    de Melo, Joao L. A.
    Paulino, Nuno
    Goes, Joao
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2018, 65 (11) : 3662 - 3674
  • [50] Improved Continuous-Time Delta-Sigma Modulators With Embedded Active Filtering
    Manivannan, Saravana
    Pavan, Shanthi
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2020, 67 (11) : 3778 - 3789