A 1.8 V 15-bit 1 mW 2nd-Order Sigma-Delta Modulator

被引:0
|
作者
Wei Yang
C. Andre T. Salama
机构
[1] University of Toronto,Department of Electrical and Computer Engineering
关键词
sigma-delta; oversampling; A/D converter; mixed-signal; CMOS;
D O I
10.1023/A:1008306308935
中图分类号
学科分类号
摘要
Low-voltage low-power sigma-delta modulators provide a critical interface in portable mixed-signal electronic systems. This paper deals with the design andimplementation of a low-voltage, low-power 2nd-ordersigma-delta modulator operating from a single 1.8 V powersupply using a conventional 3.3 V, double-poly, 0.35 μmCMOS process, based on fully-differentialswitched-capacitor techniques. All the circuit blocks areintegrated on one chip, and the input common-mode voltageis set at mid-rail, resulting in low power dissipation,minimum off-chip components, and high efficiency,flexibility and compatibility. The design is useful forvoice applications in personal communications systemssupplied by two nickel-cadmium or alkaline batteries. Themodulator exhibits a 15-bit dynamic range for a 7 kHzbandwidth, and a 14-bit dynamic range for a 20 kHzbandwidth at an oversampling frequency of 2.56 MHz. Thepeak SNDR reaches 62 dB. The complete 2nd-order modulatorhas a power dissipation of 0.99 mW, and occupies 0.31mm2 die area excluding bonding pads.
引用
收藏
页码:191 / 204
页数:13
相关论文
共 50 条
  • [42] A 3-V 12-bit second order Sigma-Delta Modulator design in 0.8-μm CMOS
    de Mori, CRT
    Crepaldi, PC
    Pimenta, TC
    14TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2001, : 124 - 129
  • [43] A 2nd-order Delta Sigma AD Modulator using Dynamic Amplifier and Dynamic SAR Quantizer
    Pan, Chunihui
    San, Hao
    Shibata, Tsugumichi
    2016 INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING AND COMMUNICATION SYSTEMS (ISPACS), 2016, : 528 - 532
  • [44] A low-power 2nd-order CT delta–sigma modulator with an asynchronous SAR quantizer
    Dejan Radjen
    Martin Anderson
    Lars Sundström
    Pietro Andreani
    Analog Integrated Circuits and Signal Processing, 2015, 84 : 409 - 420
  • [45] A 1.8 V 115.52 dB Third-Order Discrete-Time Sigma-Delta Modulator Using Nested Chopper Technology
    Wang, Jinchan
    Wang, Gefan
    Li, Kai
    Liu, Bo
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2024, 33 (07)
  • [46] A 14-bit cascaded 3-2 Sigma-Delta modulator for VDSL
    Di Gioia, Eugenio
    Klar, Heinrich
    Schwoerer, Christoph
    IEEE MWSCAS'06: PROCEEDINGS OF THE 2006 49TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS,, 2006, : 698 - +
  • [47] A 240 mu W 17 bit ENOB Delta Sigma modulator using 2nd-order noise-shaped integrating quantizer
    Wang, Kunyu
    Xu, Wenjing
    Zhang, Chengbin
    Law, Man-Kay
    Zhou, Li
    Chen, Ming
    Chen, Jie
    IEICE ELECTRONICS EXPRESS, 2022, 19 (05):
  • [48] A Direct Current-Sensing VCO-Based 2nd-Order Continuous-Time Sigma-Delta Modulator for Biosensor Readout Applications
    Lee, Shuenn-Yuh
    Hsieh, Yi-Ting
    Lee, Hao-Yun
    Chang, Shih-Shuo
    Chen, Ju-Yi
    IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS, 2024, 18 (02) : 288 - 298
  • [49] An approach for stability analysis of a single-bit high-order digital sigma-delta modulator
    Sadik, Amin Z.
    Hussain, Zahir M.
    Yu, Xinghuo
    O'Shea, Peter
    DIGITAL SIGNAL PROCESSING, 2007, 17 (06) : 1040 - 1054
  • [50] A 2nd-order sigma-delta mismatch-shaping current-steering DAC for zigbee transmitters
    Di Li
    Yintang Yang
    Zuochen Shi
    Yani Li
    Analog Integrated Circuits and Signal Processing, 2014, 81 : 145 - 152