A 1.8 V 15-bit 1 mW 2nd-Order Sigma-Delta Modulator

被引:0
|
作者
Wei Yang
C. Andre T. Salama
机构
[1] University of Toronto,Department of Electrical and Computer Engineering
关键词
sigma-delta; oversampling; A/D converter; mixed-signal; CMOS;
D O I
10.1023/A:1008306308935
中图分类号
学科分类号
摘要
Low-voltage low-power sigma-delta modulators provide a critical interface in portable mixed-signal electronic systems. This paper deals with the design andimplementation of a low-voltage, low-power 2nd-ordersigma-delta modulator operating from a single 1.8 V powersupply using a conventional 3.3 V, double-poly, 0.35 μmCMOS process, based on fully-differentialswitched-capacitor techniques. All the circuit blocks areintegrated on one chip, and the input common-mode voltageis set at mid-rail, resulting in low power dissipation,minimum off-chip components, and high efficiency,flexibility and compatibility. The design is useful forvoice applications in personal communications systemssupplied by two nickel-cadmium or alkaline batteries. Themodulator exhibits a 15-bit dynamic range for a 7 kHzbandwidth, and a 14-bit dynamic range for a 20 kHzbandwidth at an oversampling frequency of 2.56 MHz. Thepeak SNDR reaches 62 dB. The complete 2nd-order modulatorhas a power dissipation of 0.99 mW, and occupies 0.31mm2 die area excluding bonding pads.
引用
收藏
页码:191 / 204
页数:13
相关论文
共 50 条
  • [31] Design of a 2-Bit Sigma-Delta Modulator for Scintillation Waveform Capture
    Ruiz-Gonzalez, Maria
    Furenlid, Lars R.
    2017 IEEE NUCLEAR SCIENCE SYMPOSIUM AND MEDICAL IMAGING CONFERENCE (NSS/MIC), 2017,
  • [32] A 14-BIT CASCADED 2-2-1 SIGMA-DELTA MODULATOR FOR WIDEBAND COMMUNICATION
    Zhang, Yu
    Xie, Ning
    Wang, Hui
    He, Yejun
    Xie, Ning
    PROCEEDINGS OF THE 2011 3RD INTERNATIONAL CONFERENCE ON FUTURE COMPUTER AND COMMUNICATION (ICFCC 2011), 2011, : 165 - 172
  • [33] Design of a 1-V Operational Passive Sigma-Delta Modulator
    Sai, Toru
    Sugimoto, Yasuhiro
    2009 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1 AND 2, 2009, : 751 - 754
  • [34] A CMOS THIRD-ORDER 2-1 CASCADE SIGMA-DELTA MODULATOR
    Liang, Rui
    Li, Zhaohan
    Zhao, Baijun
    Cui, Shuang
    Wang, Gengyun
    Chang, Yuchun
    2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,
  • [35] Higher order 1-bit Sigma-Delta modulation on a circle
    Graf, Olga
    Krahmer, Felix
    Krause-Solberg, Sara
    2019 13TH INTERNATIONAL CONFERENCE ON SAMPLING THEORY AND APPLICATIONS (SAMPTA), 2019,
  • [36] A sixth-order 2-1-1-2 cascaded CMOS sigma-delta modulator
    San, HY
    Hasan, SMR
    ISIC-99: 8TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS, DEVICES & SYSTEMS, PROCEEDINGS, 1999, : 286 - 289
  • [37] Characteristics of the output bit sequence of a sigma-delta modulator of the first order in a constant input signal
    Efimov, V.M.
    Kasperovich, A.N.
    Avtometriya, 1995, (05): : 58 - 63
  • [38] Realization of the 2nd-order NTF Enhancement in a Time-Encoded Continuous-Time Sigma-Delta Modulator Using Passive Elements
    Tamaddon, M.
    Yavari, M.
    2015 23RD IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2015, : 1203 - 1208
  • [39] 1.8-V digital-audio sigma-delta modulator in 0.8-μm CMOS
    Stanford Univ, Stanford, United States
    IEEE J Solid State Circuits, 6 (783-796):
  • [40] An FPGA Implemented 24-bit Audio DAC with 1-bit Sigma-Delta Modulator
    Li, Xiaoxiao
    Lee, Alex
    PROCEEDINGS OF THE 2010 IEEE ASIA PACIFIC CONFERENCE ON CIRCUIT AND SYSTEM (APCCAS), 2010, : 768 - 771