Exploring the performance limits of simultaneous multithreading for memory intensive applications

被引:0
|
作者
Evangelia Athanasaki
Nikos Anastopoulos
Kornilios Kourtis
Nectarios Koziris
机构
[1] National Technical University of Athens,School of Electrical and Computer Engineering, Computing Systems Laboratory
来源
关键词
Simultaneous multithreading; Thread-level parallelism; Instruction-level parallelism; Software prefetching; Speculative precomputation; Performance analysis;
D O I
暂无
中图分类号
学科分类号
摘要
Simultaneous multithreading (SMT) has been proposed to improve system throughput by overlapping instructions from multiple threads on a single wide-issue processor. Recent studies have demonstrated that diversity of simultaneously executed applications can bring up significant performance gains due to SMT. However, the speedup of a single application that is parallelized into multiple threads, is often sensitive to its inherent instruction level parallelism (ILP), as well as the efficiency of synchronization and communication mechanisms between its separate, but possibly dependent threads. Moreover, as these separate threads tend to put pressure on the same architectural resources, no significant speedup can be observed.
引用
收藏
页码:64 / 97
页数:33
相关论文
共 50 条
  • [41] Memory Hotspot Optimization for Data-Intensive Applications
    2019 28TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES (PACT 2019), 2019, : 466 - 467
  • [42] Exploring the Limits of GPGPU Scheduling In Control Flow Bound Applications
    Malits, Roman
    Bolotin, Evgeny
    Kolodny, Avinoam
    Mendelson, Avi
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2012, 8 (04)
  • [43] Exploiting GPU with 3D Stacked Memory to Boost Performance for Data-Intensive Applications
    Wen, Hao
    Zhang, Wei
    2018 IEEE HIGH PERFORMANCE EXTREME COMPUTING CONFERENCE (HPEC), 2018,
  • [44] DI-MMAP: A High Performance Memory-Map Runtime for Data-Intensive Applications
    Van Essen, Brian
    Hsieh, Henry
    Ames, Sasha
    Gokhale, Maya
    2012 SC COMPANION: HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS (SCC), 2012, : 731 - 735
  • [45] Computational CXL-Memory Solution for Accelerating Memory-Intensive Applications
    Sim, Joonseop
    Ahn, Soohong
    Ahn, Taeyoung
    Lee, Seungyong
    Rhee, Myunghyun
    Kim, Jooyoung
    Shin, Kwangsik
    Moon, Donguk
    Kim, Euiseok
    Park, Kyoung
    2024 IEEE INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, HPCA 2024, 2024, : 615 - 615
  • [46] Exploring the limits of spatial memory in rats, using very large mazes
    Mark R. Cole
    Robyn Chappell-Stephenson
    Learning & Behavior, 2003, 31 (4) : 349 - 368
  • [47] Exploring the limits of spatial memory in rats, using very large mazes
    Cole, MR
    Chappell-Stephenson, R
    LEARNING & BEHAVIOR, 2003, 31 (04) : 349 - 368
  • [48] Computational CXL-Memory Solution for Accelerating Memory-Intensive Applications
    Sim, Joonseop
    Ahn, Soohong
    Ahn, Taeyoung
    Lee, Seungyong
    Rhee, Myunghyun
    Kim, Jooyoung
    Shin, Kwangsik
    Moon, Donguk
    Kim, Euiseok
    Park, Kyoung
    IEEE COMPUTER ARCHITECTURE LETTERS, 2023, 22 (01) : 5 - 8
  • [49] Limits to the performance of software shared memory: A layered approach
    Bilas, A
    Jiang, DM
    Zhou, YY
    Singh, JP
    FIFTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 1999, : 193 - 202
  • [50] Exploring memory architectures: Pillars of processing performance
    Cravotta, Robert
    EDN, 2007, 52 (13) : 44 - +