Exploring the performance limits of simultaneous multithreading for memory intensive applications

被引:0
|
作者
Evangelia Athanasaki
Nikos Anastopoulos
Kornilios Kourtis
Nectarios Koziris
机构
[1] National Technical University of Athens,School of Electrical and Computer Engineering, Computing Systems Laboratory
来源
关键词
Simultaneous multithreading; Thread-level parallelism; Instruction-level parallelism; Software prefetching; Speculative precomputation; Performance analysis;
D O I
暂无
中图分类号
学科分类号
摘要
Simultaneous multithreading (SMT) has been proposed to improve system throughput by overlapping instructions from multiple threads on a single wide-issue processor. Recent studies have demonstrated that diversity of simultaneously executed applications can bring up significant performance gains due to SMT. However, the speedup of a single application that is parallelized into multiple threads, is often sensitive to its inherent instruction level parallelism (ILP), as well as the efficiency of synchronization and communication mechanisms between its separate, but possibly dependent threads. Moreover, as these separate threads tend to put pressure on the same architectural resources, no significant speedup can be observed.
引用
收藏
页码:64 / 97
页数:33
相关论文
共 50 条
  • [31] What limits the working memory consolidation process in a simultaneous display?
    Tian, Mi
    Luo, Tianrui
    INTERNATIONAL JOURNAL OF PSYCHOLOGY, 2024, 59 : 127 - 127
  • [32] Exploring Energy and Performance Behaviors of Data-Intensive Scientific Workflows on Systems with Deep Memory Hierarchies
    Game, Marc
    Rodero, Ivan
    Parashar, Manish
    Poole, Stephen
    2013 20TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING (HIPC), 2013, : 226 - 235
  • [33] Nanowire Transistor Performance Limits and Applications
    Lu, Wei
    Xie, Ping
    Lieber, Charles M.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (11) : 2859 - 2876
  • [34] Exploring performance obstacles of intensive care nurses
    Gurses, Ayse P.
    Carayon, Pascale
    APPLIED ERGONOMICS, 2009, 40 (03) : 509 - 518
  • [35] CA-RAM: A high-performance memory substrate for search-intensive applications
    Cho, Sangyeun
    Martin, Joel R.
    Xu, Ruibin
    Hammoud, Mohammad H.
    Melhem, Rami
    ISPASS 2007: IEEE INTERNATIONAL SYMPOSIUM ON PERFORMANCE ANALYSIS OF SYSTEMS AND SOFTWARE, 2007, : 230 - +
  • [36] Quantifying the Impact of Dynamic Memory Managers into Memory-Intensive Applications
    Diaz, Josefa
    Colmenar, J. Manuel
    Risco-Martin, Jose L.
    Ayala, Jose L.
    Garnica, Oscar
    PROCEEDINGS OF THE 2011 SUMMER COMPUTER SIMULATION CONFERENCE, 2011, : 160 - 167
  • [37] Simultaneous gamma prediction limits for ground water monitoring applications
    Gibbons, Robert D.
    Bhaumik, Dulal K.
    GROUND WATER MONITORING AND REMEDIATION, 2006, 26 (03): : 105 - 116
  • [38] Exploring the Performance Limits of Out-of-order Commit
    Alipour, Mehdi
    Carlson, Trevor E.
    Kaxiras, Stefanos
    ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS 2017, 2017, : 211 - 220
  • [39] Investigations into techniques to accelerate memory intensive GPGPU applications
    Thomas, Winnie
    Daruwala, Rohin D.
    2015 ANNUAL IEEE INDIA CONFERENCE (INDICON), 2015,
  • [40] Monarch: A Durable Polymorphic Memory for Data Intensive Applications
    Prasad, Ananth Krishna
    Bojnordi, Mahdi Nazm
    IEEE TRANSACTIONS ON COMPUTERS, 2023, 72 (02) : 535 - 547