Exploring memory architectures: Pillars of processing performance

被引：0
|
作者：
Cravotta, Robert
机构：
来源：
EDN | 2007年 / 52卷 / 13期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：44 / +
页数：7
相关论文
共 50 条
  • [1] Performance Evaluation of Video Analytics Workloads on Emerging Processing-In-Memory Architectures
    Challapalle, Nagadastagiri
    Narayanan, Vijaykrishnan
    [J]. 2022 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2022), 2022, : 158 - 163
  • [2] Exploring the Viability of Composable Architectures to Overcome Memory Limitations in High Performance Computing Workflows
    Brashear, Wesley A.
    Reddy, Varshani P.
    Baum, Steven K.
    Chakravorty, Dhruva K.
    Dang, Francis M.
    Perez, Lisa M.
    Liu, Honggao
    [J]. PRACTICE AND EXPERIENCE IN ADVANCED RESEARCH COMPUTING 2024, PEARC 2024, 2024,
  • [3] Exploring the performance of massively multithreaded architectures
    Bokhari, Shahid
    Saltz, Joel
    [J]. CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2010, 22 (05): : 588 - 616
  • [4] Stream Query Processing on Emerging Memory Architectures
    Mafrica, Chelsea
    Johnson, John
    Bock, Santiago
    Pham, Thao N.
    Childers, Bruce R.
    Chrysanthis, Panos K.
    Labrinidis, Alexandros
    [J]. 2015 IEEE NON-VOLATILE MEMORY SYSTEMS AND APPLICATIONS SYMPOSIUM (NVMSA), 2015,
  • [5] Computing in memory architectures for digital image processing
    Roth, Luke
    Coraor, Lee
    Landis, David
    Hulina, Paul
    Deno, Scott
    [J]. Records of the IEEE International Workshop on Memory Technology, Design and Testing, 1999, : 8 - 15
  • [6] A Survey of Resource Management for Processing-In-Memory and Near-Memory Processing Architectures
    Khan, Kamil
    Pasricha, Sudeep
    Kim, Ryan Gary
    [J]. JOURNAL OF LOW POWER ELECTRONICS AND APPLICATIONS, 2020, 10 (04) : 1 - 31
  • [7] PERFORMANCE MODELING OF DISTRIBUTED MEMORY ARCHITECTURES
    JOHNSSON, SL
    [J]. JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 1991, 12 (04) : 300 - 312
  • [8] NEW MEMORY ARCHITECTURES TO BOOST PERFORMANCE
    HALFHILL, TR
    [J]. BYTE, 1993, 18 (08): : 86 - 87
  • [9] Exploring advanced architectures using performance prediction
    Kerbyson, DJ
    Wasserman, HJ
    Hoisie, A
    [J]. INTERNATIONAL WORKSHOP ON INNOVATIVE ARCHITECTURE FOR FUTURE GENERATION HIGH-PERFORMANCE PROCESSORS AND SYSTEMS, 2002, : 27 - 37
  • [10] Some limitations of linear memory architectures for signal processing
    Stiles, BW
    Ghosh, J
    [J]. INTERNATIONAL WORKSHOP ON NEURAL NETWORKS FOR IDENTIFICATION, CONTROL, ROBOTICS, AND SIGNAL/IMAGE PROCESSING - PROCEEDINGS, 1996, : 102 - 110
12345